Author of the publication

Planning Massive Interconnects in 3-D Chips.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (11): 1808-1821 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A provably good approximation algorithm for Rectangle Escape Problem with application to PCB routing., , , and . ASP-DAC, page 843-848. IEEE, (2011)Non-Rectangular Shaping and Sizing of Soft Modules in Floorplan Design., and . DATE, page 1101. IEEE Computer Society, (2002)A robust approach for process variation aware mask optimization., , and . DATE, page 1591-1594. ACM, (2015)Attacking Split Manufacturing from a Deep Learning Perspective., , , , , , , and . DAC, page 135. ACM, (2019)An optimal algorithm for layer assignment of bus escape routing on PCBs., , and . DAC, page 176-181. ACM, (2011)An Effective Chemical Mechanical Polishing Filling Approach., , , , , , and . ISVLSI, page 44-49. IEEE Computer Society, (2015)Network flow-based power optimization under timing constraints in MSV-driven floorplanning., and . ICCAD, page 1-8. IEEE Computer Society, (2008)Voltage island-driven floorplanning., and . ICCAD, page 644-649. IEEE Computer Society, (2007)CUGR: Detailed-Routability-Driven 3D Global Routing with Probabilistic Resource Model., , , and . DAC, page 1-6. IEEE, (2020)Twin binary sequences: a nonredundant representation for general nonslicing floorplan., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (4): 457-469 (2003)