( en | de | ru )

 

Disambiguation of "Haghbayan, Mohammad Hashem"

Author of the publication

copydeleteadd this publication to your clipboard
Energy-efficient concurrent testing approach for many-core systems in the dark silicon age.

, , , , and . DFT, page 270-275. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mohammad Youssri Hashem

Mohammad Hashem Sormatei

Ayman Hashem

Hashem Yazbek

Hashem Zakipour

 

Other publications of authors with the same name

Energy-Efficient Formation Morphing for Collision Avoidance in a Swarm of Drones., , , , , , and . IEEE Access, (2020)Performance/Reliability-Aware Resource Management for Many-Cores in Dark Silicon Era., , , , and . IEEE Trans. Computers, 66 (9): 1599-1612 (2017)DBA-Filter: A Dynamic Background Activity Noise Filtering Algorithm for Event Cameras., , , , , and . SAI (1), volume 283 of Lecture Notes in Networks and Systems, page 685-696. Springer, (2021)Thread-level Parallelism in Fault Simulation of Deep Neural Networks on Multi-Processor Systems., , , , and . DFT, page 1-4. IEEE, (2022)Navigation System For Landing A Swarm Of Autonomous Drones On A Movable Surface., , , and . ECMS, page 168-174. European Council for Modeling and Simulation, (2020)Communications of the ECMS, Volume 34, Issue 1, June 2020.Accelerated On-chip Communication Test Methodology Using a Novel High-Level Fault Model., , , , , and . MCSoC, page 283-288. IEEE Computer Society, (2015)Object Detection Based on Multi-sensor Proposal Fusion in Maritime Environment., , , , , and . ICMLA, page 971-976. IEEE, (2018)Monocular visual odometry based on hybrid parameterization., , , , and . ICMV, volume 11433 of SPIE Proceedings, page 114332A. SPIE, (2019)Approximation for Run-time Power Management., , , and . ISCAS, page 1-4. IEEE, (2018)Graph based fault model definition for bus testing., , , and . VLSI-SoC, page 54-55. IEEE, (2013)