( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Modeling of Leakages in Nano-Scale DG MOSFET to Implement Low Power SRAM: A Device/Circuit Co-Design.

, , , , и . VLSI Design, стр. 183-188. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Shivaji Dasgupta

Shyamal Dasgupta

Subho Dasgupta

Subhoranjan Dasgupta

Subrata Dasgupta

 

Другие публикации лиц с тем же именем

Aging-Aware Timing Model of CMOS Inverter: Path Level Timing Performance and Its Impact on the Logical Effort., , , , , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (8): 2657-2663 (2023)Design and Fabrication of Rad-hard Low Power CMOS Temperature Sensor for Space Applications at 180nm., , , и . ICM, стр. 166-169. IEEE, (2021)Variation Aware Timing Model of CMOS Inverter for an Efficient ECSM Characterization., , , , , и . ISQED, стр. 251-256. IEEE, (2021)Modeling of Leakages in Nano-Scale DG MOSFET to Implement Low Power SRAM: A Device/Circuit Co-Design., , , , и . VLSI Design, стр. 183-188. IEEE Computer Society, (2007)A Proposed Output Buffer at 90 nm Technology with Minimum Signal Switching Noise at 83.3MHz., , и . ISVLSI, стр. 108-113. IEEE Computer Society, (2011)An Efficient Standard Cell Design Methodology by Exploiting Body Biasing and Poly Biasing in FDSOI for NTV Regime., , , , , , и . APCCAS, стр. 105-109. IEEE, (2023)SRAM-Based Analog Compute-In-Memory Architecture Using C-2C Ladder And Signal Margin Assisted Design Methodology., , , , , и . ISQED, стр. 1-8. IEEE, (2024)An Area and Energy-Efficient SRAM Based Time - Domain Compute-In-Memory Architecture For BNN., , , и . AICAS, стр. 184-188. IEEE, (2024)Interface Trap Analysis in Multi-Fin FinFET Technology: a Crucial Reliability Issue in Digital Application., , , и . ISCAS, стр. 1-5. IEEE, (2024)Process induced mechanical stress aware poly-pitch optimization for enhanced circuit performance., , и . ISQED, стр. 717-722. IEEE, (2012)