( en | de | ru )

 

Disambiguation of "Kim, Kyu-Hyoun"

Author of the publication

copydeleteadd this publication to your clipboard
A Switched-Capacitor Integer Compute Unit with Decoupled Storage and Arithmetic for Cloud AI Inference in 5nm CMOS.

, , , , , , , , , , , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sang Kyu Kim

Young-Kyu Kim

Man Kyu Kim

Sang Kyu Kim

Dong Kyu Kim

 

Other publications of authors with the same name

A 512-mb DDR3 SDRAM prototype with CIO minimization and self-calibration techniques., , , , , , , , , and 8 other author(s). IEEE J. Solid State Circuits, 41 (4): 831-838 (2006)A 7-nm Four-Core Mixed-Precision AI Chip With 26.2-TFLOPS Hybrid-FP8 Training, 104.9-TOPS INT4 Inference, and Workload-Aware Throttling., , , , , , , , , and 34 other author(s). IEEE J. Solid State Circuits, 57 (1): 182-197 (2022)Temperature Aware Adaptations for Improved Read Reliability in STT-MRAM Memory Subsystem., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (12): 4635-4644 (2020)RaPiD: AI Accelerator for Ultra-low Precision Training and Inference., , , , , , , , , and 44 other author(s). ISCA, page 153-166. IEEE, (2021)A 2.6mW 370MHz-to-2.5GHz Open-Loop Quadrature Clock Generator., , , , , and . ISSCC, page 458-459. IEEE, (2008)A Switched-Capacitor Integer Compute Unit with Decoupled Storage and Arithmetic for Cloud AI Inference in 5nm CMOS., , , , , , , , , and 6 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)14.1 A Software-Assisted Peak Current Regulation Scheme to Improve Power-Limited Inference Performance in a 5nm AI SoC., , , , , , , , , and 36 other author(s). ISSCC, page 254-256. IEEE, (2024)An 8-bit-resolution, 360-μs write time nonvolatile analog memory based on differentially balanced constant-tunneling-current scheme (DBCS)., , , and . IEEE J. Solid State Circuits, 33 (11): 1758-1762 (1998)An 8 Gb/s/pin 9.6 ns Row-Cycle 288 Mb Deca-Data Rate SDRAM With an I/O Error Detection Scheme., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 42 (1): 193-200 (2007)A Second Order Mixed-Mode Charge Pump Scheme for Low Phase/Duty Error and Low Power Consumption., and . IEICE Trans. Electron., 90-C (1): 208-211 (2007)