( en | de | ru )

 

Disambiguation of "Zeferino, César Albenes"

Author of the publication

copydeleteadd this publication to your clipboard
An Efficient Interface for the Integration of IoT Devices with Smart Grids.

, , , , , and . Sensors, 20 (10): 2849 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

César Rose

César Miñambres

César Collazo

César Moura

César Bernardini

 

Other publications of authors with the same name

Hyperspectral Image Classification: An Analysis Employing CNN, LSTM, Transformer, and Attention Mechanism., , , , , and . IEEE Access, (2023)A real-time SVM-based hardware accelerator for hyperspectral images classification in FPGA., , , , and . Microprocess. Microsystems, (2024)Worst-Case Communication Time Analysis for On-Chip Networks With Finite Buffers., , , and . IEEE Access, (2023)A Hardware Accelerator for Onboard Spatial Resolution Enhancement of Hyperspectral Images., , , and . IEEE Geosci. Remote. Sens. Lett., 18 (10): 1796-1800 (2021)An Efficient Interface for the Integration of IoT Devices with Smart Grids., , , , , and . Sensors, 20 (10): 2849 (2020)Analyzing the Error Propagation in a Parameterizable Network-on-Chip Router., , , and . LATS, page 1-6. IEEE, (2019)Análise e Seleção de Redes de Interconexão para Síntese de Sistemas no Ambiente S3E2S., , , and . RITA, 8 (1): 83-101 (2001)SPIN: A Scalable, Packet Switched, On-Chip Micro-Network., , , , and . DATE, page 20070-20073. IEEE Computer Society, (2003)RASoC: A Router Soft-Core for Networks-on-Chip., , and . DATE, page 198-205. IEEE Computer Society, (2004)Security mechanisms to improve the availability of a Network-on-Chip., , and . ICECS, page 609-612. IEEE, (2013)