( en | de | ru )

 

Disambiguation of "Ok, Sunghwa"

Author of the publication

copydeleteadd this publication to your clipboard
An Antiharmonic, Programmable, DLL-Based Frequency Multiplier for Dynamic Frequency Scaling.

, , , and . IEEE Trans. Very Large Scale Integr. Syst., 18 (7): 1130-1134 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Armagan Ok

Irina Ok

David Ok

Michael Ok

Sami Ok

 

Other publications of authors with the same name

A 1.2V 38nm 2.4Gb/s/pin 2Gb DDR4 SDRAM with bank group and ×4 half-page architecture., , , , , , , , , and 12 other author(s). ISSCC, page 40-41. IEEE, (2012)A 176-Stacked 512Gb 3b/Cell 3D-NAND Flash with 10.8Gb/mm2 Density with a Peripheral Circuit Under Cell Array Architecture., , , , , , , , , and 26 other author(s). ISSCC, page 422-423. IEEE, (2021)A DC-DC converter with a dual VCDL-based ADC and a self-calibrated DLL-based clock generator for an energy-aware EISC processor., , , , , , and . CICC, page 551-554. IEEE, (2008)A Low-Power Programmable DLL-Based Clock Generator With Wide-Range Antiharmonic Lock., , and . IEEE Trans. Circuits Syst. II Express Briefs, 56-II (1): 21-25 (2009)A Low-Jitter Open-Loop All-Digital Clock Generator with 2 Cycle Lock-Time., , , , and . CICC, page 369-372. IEEE, (2007)An Antiharmonic, Programmable, DLL-Based Frequency Multiplier for Dynamic Frequency Scaling., , , and . IEEE Trans. Very Large Scale Integr. Syst., 18 (7): 1130-1134 (2010)13.2 A 1Tb 4b/Cell 96-Stacked-WL 3D NAND Flash Memory with 30MB/s Program Throughput Using Peripheral Circuit Under Memory Cell Array Technique., , , , , , , , , and 20 other author(s). ISSCC, page 220-221. IEEE, (2020)