( en | de | ru )

 

Disambiguation of "Takahashi, Hiroshi"

Author of the publication

copydeleteadd this publication to your clipboard
Identification of Redundant Crosspoint Faults in Sequential PLAs with Fault-Free Hardware Reset.

, , , and . Asian Test Symposium, page 269-274. IEEE Computer Society, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Teruaki Takahashi

Hiroshi Murata

Hiroshi Kawabe

Kotaro Takahashi

Akeshi Takahashi

 

Other publications of authors with the same name

Novel wavelength tunable filter offering multi-stage selection for colorless, directionless, and contentionless ROADMs., , , , , and . IEICE Electron. Express, 9 (16): 1297-1303 (2012)A Study on the Change of Operation of Driving Video Game Under Ultrasound Exposure., and . J. Adv. Comput. Intell. Intell. Informatics, 16 (1): 117-123 (2012)Vehicle Control Based on Fuzzy Evaluation Knowledge Obtained by Coefficients of the ARMA Model.. J. Adv. Comput. Intell. Intell. Informatics, 1 (1): 8-9 (1997)Temporal-Hierarchical Emergency-Degree Inference System for Running Vehicles Using Image and Navigation Data., , , , and . J. Adv. Comput. Intell. Intell. Informatics, 4 (1): 76-87 (2000)Tests for small gate delay faults in combinational circuits and a test generation method., , , and . Syst. Comput. Jpn., 28 (6): 68-76 (1997)Multiple fault diagnosis in combinational circuits using sensitizing input-pairs., , and . Syst. Comput. Jpn., 26 (3): 17-29 (1995)Generalized entropy approach to stable Lèvy distributions with financial application, and . Physica A: Statistical Mechanics and its Applications, (Mar 1, 2003)Analyzing the Influence of Overconfident Investors on Financial Markets Through Agent-Based Model., and . IDEAL, volume 4881 of Lecture Notes in Computer Science, page 1042-1052. Springer, (2007)Fault Simulation and Test Generation for Transistor Shorts Using Stuck-at Test Tools., , , , and . IEICE Trans. Inf. Syst., 91-D (3): 690-699 (2008)Test Generation for Delay Faults on Clock Lines under Launch-on-Capture Test Environment., , , and . IEICE Trans. Inf. Syst., 96-D (6): 1323-1331 (2013)