( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Partition and place finite element model on wafer-scale engine.

, , , , , , , и . DAC, стр. 631-636. ACM, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Qiu Jiang

Ping Jiang

Xin Jiang

Kaiyun Jiang

Jiang Yi

 

Другие публикации лиц с тем же именем

Neural-ILT 2.0: Migrating ILT to Domain-Specific and Multitask-Enabled Neural Network., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (8): 2671-2684 (2022)Exploring Rule-Free Layout Decomposition via Deep Reinforcement Learning., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (9): 3067-3077 (сентября 2023)Neural-ILT: Migrating ILT to Neural Networks for Mask Printability and Complexity Co-optimization., , , , , и . ICCAD, стр. 20:1-20:9. IEEE, (2020)Detailed routing by sparse grid graph and minimum-area-captured path search., , , , , и . ASP-DAC, стр. 754-760. ACM, (2019)FIT: Fill Insertion Considering Timing., , , , , , , и . DAC, стр. 221. ACM, (2019)A fast machine learning-based mask printability predictor for OPC acceleration., , , и . ASP-DAC, стр. 412-419. ACM, (2019)CU.POKer: Placing DNNs on Wafer-Scale Al Accelerator with Optimal Kernel Sizing., , , , , , и . ICCAD, стр. 142:1-142:9. IEEE, (2020)Parmesan: Efficient Partitioning and Mapping Flow for DNN Training on General Device Topology., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 43 (8): 2426-2439 (августа 2024)CU.POKer: Placing DNNs on WSE With Optimal Kernel Sizing and Efficient Protocol Optimization., , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (6): 1888-1901 (2022)Building up End-to-end Mask Optimization Framework with Self-training., , , и . ISPD, стр. 63-70. ACM, (2021)