( en | de | ru )

 

Disambiguation of "Yu, Pu"

Author of the publication

copydeleteadd this publication to your clipboard
Tunable metallic conductance in ferroelectric nanodomains

, , , , , , , and . Nano letters, 12 (1): 209--213 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Pu Chen

Jianfeng Pu

Jielin Pu

Lingling Pu

Jianjun Pu

 

Other publications of authors with the same name

Anti-Quantum Fast Authentication and Data Transmission Scheme for Massive Devices in 5G NB-IoT System., , , , and . IEEE Internet of Things Journal, 6 (6): 9794-9805 (2019)Catena: A Near-Threshold, Sub-0.4-mW, 16-Core Programmable Spatial Array Accelerator for the Ultralow-Power Mobile and Embedded Internet of Things., , , , , and . IEEE J. Solid State Circuits, 55 (8): 2270-2284 (2020)Quantum-Resistance Authentication and Data Transmission Scheme for NB-IoT in 3GPP 5G Networks., , , , , and . WCNC, page 1-7. IEEE, (2019)Blackghost: An ultra-low-power all-in-one 28nm CMOS SoC for Internet-of-Things., , , , , , , , , and 12 other author(s). COOL Chips, page 1-3. IEEE Computer Society, (2017)Vt balancing and device sizing towards high yield of sub-threshold static logic gates., , , and . ISLPED, page 355-358. ACM, (2007)A 0.5-1V Input Event-Driven Multiple Digital Low-Dropout-Regulator System for Supporting a Large Digital Load., , , , and . VLSI Circuits, page 128-. IEEE, (2019)Xuantie-910: Innovating Cloud and Edge Computing by RISC-V., , , , , , , , , and 6 other author(s). Hot Chips Symposium, page 1-19. IEEE, (2020)Automated Heartbeat Classification Exploiting Convolutional Neural Network With Channel-Wise Attention., , , , and . IEEE Access, (2019)Ultra-low-energy adiabatic dynamic logic circuits using nanoelectromechanical switches., , , , and . ISCAS, page 2596-2599. IEEE, (2015)Post-Silicon Clock Deskew Employing Hot-Carrier Injection Trimming With On-Chip Skew Monitoring and Auto-Stressing Scheme for Sub/Near Threshold Digital Circuits., , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 58-II (5): 294-298 (2011)