( en | de | ru )

 

Disambiguation of "Fahmy, Hossam A. H."

Author of the publication

copydeleteadd this publication to your clipboard
Binary floating point verification using random test vector generation based on SV constraints.

, and . ICECS, page 433-436. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mohab Hossam

Hossam Saleh

Hossam Hefesha

Hossam Eladly

Hossam Alkhalil

 

Other publications of authors with the same name

Low Energy ASIC Design for Main Memory Data Compression/Decompression., , and . ICM, page 256-259. IEEE, (2018)Corrected and accurate Verilog-A for linear dopant drift model of memristors., , and . MWSCAS, page 499-502. IEEE, (2014)Two-stage optimization of CORDIC-friendly FFT., , , , and . ICECS, page 408-411. IEEE, (2015)Binary floating point verification using random test vector generation based on SV constraints., and . ICECS, page 433-436. IEEE, (2015)Low energy high speed reed-solomon decoder using two parallel modified evaluator Inversionless Berlekamp-Massey., , , and . ICECS, page 396-399. IEEE, (2012)Residue codes for error correction in a combined decimal/binary redundant floating point adder., , and . ACSCC, page 1444-1447. IEEE, (2012)Real-Time Memory Controller for Embedded Multi-core System., , and . HPCC/CSS/ICESS, page 839-842. IEEE, (2015)Redundant Adders Consume Less Energy., , and . APCCAS, page 422-425. IEEE, (2006)A reconfigurable baseband processor for wireless OFDM synchronization sub-system., , and . ISCAS, page 2385-2388. IEEE, (2011)Memory conflict analysis for a multi-standard, reconfigurable turbo decoder., , , and . ISCAS, page 2701-2704. IEEE, (2011)