( en | de | ru )

 

Disambiguation of "Calimera, Andrea"

Author of the publication

copydeleteadd this publication to your clipboard
Energy-performance design exploration of a low-power microprogrammed deep-learning accelerator.

, , , , and . DATE, page 1151-1154. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Andrea Witzenrath

Risikofaktoren für abdominelle Komplikationen nach kardiopulmonalem Bypass. Uni Erlangen-Nürnberg, (2009)

Andrea Rottach

Analysis of the cell cycle dependent dynamics of Dnmt1 and Np95 in living cells. Uni München, (2009)

Andrea Hruby

Die MAPKKK Bck1p des Zellwand-Integritätssignalwegs in der Bäckerhefe Saccharomyces cerevisiae. Uni Münster, (2009)

Michaela Andrea Fingas

Resultate nach radikaler Prostatektomie bei Patienten mit einem Prostatakarzinom Gleason 7-10. Uni Marburg, (2009)

Andrea Wätzig

 

Other publications of authors with the same name

Integer ConvNets on Embedded CPUs: Tools and Performance Assessment on the Cortex-A Cores., , , and . ICECS, page 598-601. IEEE, (2019)EAST: Encoding-Aware Sparse Training for Deep Memory Compression of ConvNets., , and . AICAS, page 233-237. IEEE, (2020)Reducing leakage power by accounting for temperature inversion dependence in dual-Vt synthesized circuits., , , and . ISLPED, page 217-220. ACM, (2008)Design and Characterization of Analog-to-Digital Converters using Graphene P-N Junctions., , , , and . ACM Great Lakes Symposium on VLSI, page 253-258. ACM, (2015)Interactive presentation: Efficient computation of discharge current upper bounds for clustered sleep transistor sizing., , , , , and . DATE, page 1544-1549. EDA Consortium, San Jose, CA, USA, (2007)Power modeling and characterization of Graphene-based logic gates., , , and . PATMOS, page 223-226. IEEE, (2013)Layout-Driven Post-Placement Techniques for Temperature Reduction and Thermal Gradient Minimization., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (3): 406-418 (2013)Adaptive Test-Time Augmentation for Low-Power CPU., , , , and . CoRR, (2021)NBTI-Aware Clustered Power Gating., , and . ACM Trans. Design Autom. Electr. Syst., 16 (1): 3 (2010)Sub-Row Sleep Transistor Insertion for Concurrent Clock-Gating and Power-Gating., , , , and . PATMOS, volume 6951 of Lecture Notes in Computer Science, page 214-225. Springer, (2011)