( en | de | ru )

 

Disambiguation of "Ando, Kota"

Author of the publication

copydeleteadd this publication to your clipboard
Quantization Error-Based Regularization in Neural Networks.

, , , , , , and . SGAI Conf., volume 10630 of Lecture Notes in Computer Science, page 137-142. Springer, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ramachandra Kota

Lalitha Kota

Kota Miura

Kota Murali

Ando Seeberg

 

Other publications of authors with the same name

APC-SCA: A Fully-Parallel Annealing Algorithm with Autonomous Pinning Effect Control., , , , , , and . IPDPS Workshops, page 414-420. IEEE, (2022)Exploring optimized accelerator design for binarized convolutional neural networks., , , , , and . IJCNN, page 2510-2516. IEEE, (2017)Multicoated Supermasks Enhance Hidden Networks., , , , , , , and . ICML, volume 162 of Proceedings of Machine Learning Research, page 17045-17055. PMLR, (2022)A Fully-Parallel Annealing Algorithm with Autonomous Pinning Effect Control for Various Combinatorial Optimization Problems., , , , , , and . IEICE Trans. Inf. Syst., 106 (12): 1969-1978 (December 2023)ProgressiveNN: Achieving Computational Scalability without Network Alteration by MSB-first Accumulative Computation., , , , , , and . CANDAR, page 215-220. IEEE, (2020)QUEST: A 7.49TOPS multi-purpose log-quantized DNN inference engine stacked on 96MB 3D SRAM using inductive-coupling technology in 40nm CMOS., , , , , , , , and . ISSCC, page 216-218. IEEE, (2018)Accelerating deep learning by binarized hardware., , , , , , , and . APSIPA, page 1045-1051. IEEE, (2017)Edge Inference Engine for Deep & Random Sparse Neural Networks with 4-bit Cartesian-Product MAC Array and Pipelined Activation Aligner., , , , , , and . HCS, page 1-21. IEEE, (2021)Hiddenite: 4K-PE Hidden Network Inference 4D-Tensor Engine Exploiting On-Chip Model Construction Achieving 34.8-to-16.0TOPS/W for CIFAR-100 and ImageNet., , , , , , , , and . ISSCC, page 1-3. IEEE, (2022)Extending Binary Neural Networks to Bayesian Neural Networks with Probabilistic Interpretation of Binary Weights., , and . IEICE Trans. Inf. Syst., 107 (8): 949-957 (2024)