( en | de | ru )

 

Disambiguation of "Togashi, Minoru"

Author of the publication

copydeleteadd this publication to your clipboard
A 10Gb/s burst-mode adaptive gain select limiting amplifier in 0.13µm CMOS.

, , , , , and . ISSCC, page 940-949. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Minoru Uchiyama

Minoru Toyoda

Minoru Uchiyama

Minoru Matsukawa

Minoru Uchiyama

 

Other publications of authors with the same name

20.1-mW 8-Gbps UWB-IR millimeter-wave transmitter using an OOK pulse modulator based on CMOS inverters., , , , and . ISCAS, page 2696-2699. IEEE, (2014)3.5-Gb/s⨉4-ch Si bipolar LSI's for optical interconnections., , , , , , , and . IEEE J. Solid State Circuits, 30 (12): 1493-1501 (December 1995)A 10Gb/s burst-mode laser diode driver for burst-by-burst power saving., , , and . ISSCC, page 414-416. IEEE, (2012)A 10Gb/s burst-mode adaptive gain select limiting amplifier in 0.13µm CMOS., , , , , and . ISSCC, page 940-949. IEEE, (2006)Very-high-speed Si bipolar static frequency dividers with new T-type flip-flops., , , , and . IEEE J. Solid State Circuits, 30 (1): 19-24 (January 1995)Asynchronous transfer mode switching LSI chips with 10-Gb/s serial I/O ports., , and . IEEE J. Solid State Circuits, 30 (4): 348-352 (April 1995)A 10-Gb/s Burst-Mode Clock-and-Data Recovery IC with Frequency-Adjusting Dual Gated VCOs., , , , , , , and . IEICE Trans. Electron., 91-C (6): 903-910 (2008)BiCMOS circuit technology for a 704 MHz ATM switch LSI., , , , , , , and . IEEE J. Solid State Circuits, 29 (5): 557-563 (May 1994)A novel high-speed latching operation flip-flop (HLO-FF) circuit and its application to a 19-Gb/s decision circuit using a 0.2-μm GaAs MESFET., , , , , and . IEEE J. Solid State Circuits, 30 (10): 1101-1108 (October 1995)