Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 12nm 137 TOPS/W Digital Compute-In-Memory using Foundry 8T SRAM Bitcell supporting 16 Kernel Weight Sets for AI Edge Applications.

G. Jedhe, C. Deshpande, S. Kumar, C. Xue, Z. Guo, R. Garg, K. Jway, E. Chang, J. Liang, Z. Wan, and Z. Pan. VLSI Technology and Circuits, page 1-2. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Gajanan Manohar Pawar

Other publications of authors with the same name

A 12nm 137 TOPS/W Digital Compute-In-Memory using Foundry 8T SRAM Bitcell supporting 16 Kernel Weight Sets for AI Edge Applications.G. Jedhe, C. Deshpande, S. Kumar, C. Xue, Z. Guo, R. Garg, K. Jway, E. Chang, J. Liang, Z. Wan and 1 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)20.1 NVE: A 3nm 23.2TOPS/W 12b-Digital-CIM-Based Neural Engine for High-Resolution Visual-Quality Enhancement on Smart Devices.M. Shih, S. Hsieh, P. Tsai, M. Lin, P. Tsung, E. Chang, J. Liang, S. Chang, C. Huang, Y. Nian and 14 other author(s). ISSCC, page 360-362. IEEE, (2024)A 12-nm 0.62-1.61 mW Ultra-Low Power Digital CIM-based Deep-Learning System for End-to-End Always-on Vision.E. Chang, C. Xue, C. Deshpande, G. Jedhe, J. Liang, C. Cheng, H. Lin, C. Lee, S. Kumar, K. Jway and 7 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)A 5nm Fin-FET 2G-search/s 512-entry x 220-bit TCAM with Single Cycle Entry Update Capability for Data Center ASICs.C. Deshpande, R. Garg, G. Jedhe, G. Narvekar, and S. Kumar. VLSI Circuits, page 1-2. IEEE, (2021)A Scalable High Throughput Firewall in FPGA.G. Jedhe, A. Ramamoorthy, and K. Varghese. FCCM, page 43-52. IEEE Computer Society, (2008)

BibSonomy

Disambiguation of "Jedhe, Gajanan"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 12nm 137 TOPS/W Digital Compute-In-Memory using Foundry 8T SRAM Bitcell supporting 16 Kernel Weight Sets for AI Edge Applications.

Please choose a person to relate this publication to

Gajanan Manohar Pawar

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Jedhe, Gajanan"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A 12nm 137 TOPS/W Digital Compute-In-Memory using Foundry 8T SRAM Bitcell supporting 16 Kernel Weight Sets for AI Edge Applications.

Please choose a person to relate this publication to

Gajanan Manohar Pawar

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 12nm 137 TOPS/W Digital Compute-In-Memory using Foundry 8T SRAM Bitcell supporting 16 Kernel Weight Sets for AI Edge Applications.