( en | de | ru )

 

Disambiguation of "Harpe, Pieter"

Author of the publication

copydeleteadd this publication to your clipboard
Guest Editorial Special Issue on the 47th European Solid-State Circuits Conference (ESSCIRC).

, , and . IEEE J. Solid State Circuits, 53 (7): 1876-1877 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Werner Harpe

Karl Harpe

Karl Harpe

Hannes Harpe

Carl Harpe

 

Other publications of authors with the same name

A 2.2/2.7fJ/conversion-step 10/12b 40kS/s SAR ADC with Data-Driven Noise Reduction., , and . ISSCC, page 270-271. IEEE, (2013)Digital post-correction of front-end track-and-hold circuits in ADCs., , , and . ISCAS, IEEE, (2006)A 19 µW 20 MHz All-Digital PLL for 2-tone envelope detection radios., , , and . ISCAS, page 321-324. IEEE, (2014)A 30fJ/conversion-step 8b 0-to-10MS/s asynchronous SAR ADC in 90nm CMOS., , , , and . ISSCC, page 388-389. IEEE, (2010)A Fully-Printed Organic Smart Temperature Sensor for Cold Chain Monitoring Applications., , , , , , and . CICC, page 1-4. IEEE, (2020)A 7.1-fJ/Conversion-Step 88-dB SFDR SAR ADC With Energy-Free "Swap To Reset"., , and . IEEE J. Solid State Circuits, 52 (11): 2979-2990 (2017)26.2 A 5.5fJ/conv-step 6.4MS/S 13b SAR ADC utilizing a redundancy-facilitated background error-detection-and-correction scheme., , , , , and . ISSCC, page 1-3. IEEE, (2015)Power Optimization for Pipelined ADCs with Open-Loop Residue Amplifiers., , , and . ICECS, page 132-135. IEEE, (2006)A 10b 20MS/s SAR ADC with a low-power and area-efficient DAC-compensated reference., , and . ESSCIRC, page 231-234. IEEE, (2017)A 0.0013mm2 10b 10MS/s SAR ADC with a 0.0048mm2 42dB-rejection passive FIR filter.. CICC, page 1-4. IEEE, (2018)