( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 1GHz hardware loop-accelerator with razor-based dynamic adaptation for energy-efficient operation.

, , , и . CICC, стр. 1-4. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ganesh Suyal

Ganesh Pathare

Ganesh Venkataraman

Ganesh Pathare

Venkateswaran Ganesh

 

Другие публикации лиц с тем же именем

A 1GHz hardware loop-accelerator with razor-based dynamic adaptation for energy-efficient operation., , , и . CICC, стр. 1-4. IEEE, (2013)A Deep Dive Into Understanding The Random Walk-Based Temporal Graph Learning., , , , , , , , и . IISWC, стр. 87-100. IEEE, (2021)Compiler Managed Dynamic Instruction Placement in a Low-Power Code Cache., , , , , , и . CGO, стр. 179-190. IEEE Computer Society, (2005)PEPSC: A Power-Efficient Processor for Scientific Computing., , , и . PACT, стр. 101-110. IEEE Computer Society, (2011)Power-efficient medical image processing using PUMA., , и . SASP, стр. 29-34. IEEE Computer Society, (2009)DVFS in loop accelerators using BLADES., , , , и . DAC, стр. 894-897. ACM, (2008)A Customized Processor for Energy Efficient Scientific Computing., , , и . IEEE Trans. Computers, 61 (12): 1711-1723 (2012)Bridging the computation gap between programmable processors and hardwired accelerators., , , и . HPCA, стр. 313-322. IEEE Computer Society, (2009)CoreGenesis: erasing core boundaries for robust and configurable performance., , , , и . PACT, стр. 571-572. ACM, (2010)A 1 GHz Hardware Loop-Accelerator With Razor-Based Dynamic Adaptation for Energy-Efficient Operation., , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (8): 2290-2298 (2014)