Author of the publication

An FPGA implementation of speech recognition with weighted finite state transducers.

, , and . ICASSP, page 1602-1605. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An FPGA implementation of speech recognition with weighted finite state transducers., , and . ICASSP, page 1602-1605. IEEE, (2010)Supporting handover in an IEEE 802.11p-based wireless access system., and . Vehicular Ad Hoc Networks, page 75-80. ACM, (2010)Hardware and Software Co-optimization for the Initialization Failure of the ReRAM-based Cross-bar Array., , , , and . ACM J. Emerg. Technol. Comput. Syst., 16 (4): 36:1-36:19 (2020)Lightweight Error Correction for In-Storage Acceleration of Large Language Model Inference., , , and . ICEIC, page 1-4. IEEE, (2024)Optimizing Exponent Bias for Sub-8bit Floating-Point Inference of Fine-tuned Transformers., and . AICAS, page 98-101. IEEE, (2022)Distributed Space-Time Block Coding for Barrage Relay Networks., , , , and . MILCOM, page 292-297. IEEE, (2023)Layer-wise Pruning of Transformer Attention Heads for Efficient Language Modeling., , , and . ISOCC, page 357-358. IEEE, (2021)RaPiD: AI Accelerator for Ultra-low Precision Training and Inference., , , , , , , , , and 44 other author(s). ISCA, page 153-166. IEEE, (2021)Analysis of error resiliency of belief propagation in computer vision., , , and . ICASSP, page 1060-1064. IEEE, (2016)A 3.0 TFLOPS 0.62V Scalable Processor Core for High Compute Utilization AI Training and Inference., , , , , , , , , and 33 other author(s). VLSI Circuits, page 1-2. IEEE, (2020)