( en | de | ru )

 

Disambiguation of "Veeravalli, Bharadwaj"

Author of the publication

copydeleteadd this publication to your clipboard
Design and analysis of efficient remote buffering strategies for LAN based architectures.

, , and . ICON, page 457-461. IEEE, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Bharadwaj Vijaysarathy

Ashish Bharadwaj

 

Other publications of authors with the same name

Suboptimal solutions using integer approximation techniques for scheduling divisible loads on distributed bus networks., and . IEEE Trans. Syst. Man Cybern. Part A, 30 (6): 680-691 (2000)Reliability and Energy-Aware Mapping and Scheduling of Multimedia Applications on Multiprocessor Systems., , and . IEEE Trans. Parallel Distributed Syst., 27 (3): 869-884 (2016)Scheduling Divisible Loads with Processor Release Times and Finite Size Buffer Capacity Constraints in Bus Networks., and . Clust. Comput., 6 (1): 63-74 (2003)Scheduling Multiple Divisible Loads on Heterogeneous Linear Daisy Chain Networks., , and . IASTED PDCS, page 345-350. IASTED/ACTA Press, (2002)Combined DVFS and mapping exploration for lifetime and soft-error susceptibility improvement in MPSoCs., , , , and . DATE, page 1-6. European Design and Automation Association, (2014)Implementation and Performance Evaluation of RNS Variants of the BFV Homomorphic Encryption Scheme., , , , and . IACR Cryptology ePrint Archive, (2018)Aging-aware hardware-software task partitioning for reliable reconfigurable multiprocessor systems., , and . CASES, page 1:1-1:10. IEEE, (2013)Designing High-Performance Concurrent Strategies for Biological Sequence Alignment Problems on Networked Computing Platforms.. Grid Computing for Bioinformatics and Computational Biology, Wiley, (2007)Reliability-driven task mapping for lifetime extension of networks-on-chip based multiprocessor systems., , and . DATE, page 689-694. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Performance Characterization and Evaluation of HPC Algorithms on Dissimilar Multicore Architectures., and . HPCC/CSS/ICESS, page 1288-1295. IEEE, (2014)