( en | de | ru )

 

Disambiguation of "Yamashita, Shigeru"

Author of the publication

copydeleteadd this publication to your clipboard
SPFD-based effective one-to-many rewiring (OMR) for delay reduction of LUT-based FPGA circuits.

, , and . ACM Great Lakes Symposium on VLSI, page 348-353. ACM, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shigeru Noda

Shigeru Taguchi

Kiyonobu Yamashita

Miki Yamashita

Aiko Yamashita

 

Other publications of authors with the same name

Multi-Party Quantum Communication Complexity with Routed Messages., , and . IEICE Trans. Inf. Syst., 92-D (2): 191-199 (2009)Robust Quantum Algorithms Computing OR with epsilon-Biased Oracles., , , and . IEICE Trans. Inf. Syst., 90-D (2): 395-402 (2007)Quantum Sampling for Balanced Allocations., , and . COCOON, volume 2697 of Lecture Notes in Computer Science, page 304-318. Springer, (2003)A network-flow-based optimal sample preparation algorithm for digital microfluidic biochips., , and . ASP-DAC, page 225-230. IEEE, (2014)Changing the Gate Order for Optimal LNN Conversion., and . RC, volume 7165 of Lecture Notes in Computer Science, page 89-101. Springer, (2011)Reducing the Overhead of Mapping Quantum Circuits to IBM Q System., , and . ISCAS, page 1-5. IEEE, (2019)Reconfigurable 1-Bit Processor Array with Reduced Wirng Area., , , and . ERSA, page 225-234. CSREA Press, (2005)SPFD-based effective one-to-many rewiring (OMR) for delay reduction of LUT-based FPGA circuits., , and . ACM Great Lakes Symposium on VLSI, page 348-353. ACM, (2004)A systematic methodology for design and analysis of approximate array multipliers., , , , and . APCCAS, page 352-354. IEEE, (2016)Minimization of Routing Area in MEDA Biochips., , , , and . BioCAS, page 1-5. IEEE, (2021)