Author of the publication

Design techniques for low-voltage high-speed digital bipolar circuits.

, , and . IEEE J. Solid State Circuits, 29 (3): 332-339 (March 1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

RF CMOS transceivers for cellular telephony.. IEEE Communications Magazine, 41 (8): 144-149 (2003)A receiver architecture for intra-band carrier aggregation., and . VLSIC, page 1-2. IEEE, (2014)A 10-bit 1-GHz 33-mW CMOS ADC., and . VLSIC, page 30-31. IEEE, (2012)A Low-Power CMOS Receiver for 5 GHz WLAN., and . IEEE J. Solid State Circuits, 50 (3): 630-643 (2015)Transmitter Linearization by Beamforming., and . IEEE J. Solid State Circuits, 46 (9): 1956-1969 (2011)Equalization and Clock and Data Recovery Techniques for 10-Gb/s CMOS Serial-Link Receivers., and . IEEE J. Solid State Circuits, 42 (9): 1999-2011 (2007)An RF Receiver for Intra-Band Carrier Aggregation., and . IEEE J. Solid State Circuits, 50 (4): 946-961 (2015)A 2.4-GHz RF Fractional-N Synthesizer With BW = 0.25fREF., and . IEEE J. Solid State Circuits, 53 (6): 1707-1718 (2018)A New Transceiver Architecture for the 60-GHz Band., and . IEEE J. Solid State Circuits, 44 (3): 751-762 (2009)Analysis of Metastability in Pipelined ADCs., and . IEEE J. Solid State Circuits, 49 (5): 1198-1209 (2014)