( en | de | ru )

 

Disambiguation of "Yeager, Daniel J."

Author of the publication

copydeleteadd this publication to your clipboard
A 9 μ A, Addressable Gen2 Sensor Tag for Biosignal Acquisition.

, , , , , and . IEEE J. Solid State Circuits, 45 (10): 2198-2209 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Daniel J Schad

Daniel J Guhr

Daniel J Alfsmann

Daniel J Schmidt

Daniel J Egger

 

Other publications of authors with the same name

Design of an RFID-Based Battery-Free Programmable Sensing Platform., , , , and . IEEE Trans. Instrumentation and Measurement, 57 (11): 2608-2615 (2008)A CMOS switched-capacitor fractional bandgap reference., , , and . CICC, page 1-4. IEEE, (2012)A 1.53 mm3 crystal-less standards-compliant Bluetooth Low Energy module for volume constrained wireless sensors., , , , , , , , , and 3 other author(s). VLSI Circuits, page 84-. IEEE, (2019)A 4.78mm2 fully-integrated neuromodulation SoC combining 64 acquisition channels with digital compression and simultaneous dual stimulation., , , , , , , and . VLSIC, page 1-2. IEEE, (2014)NeuralWISP: A Wirelessly Powered Neural Interface With 1-m Range., , , , and . IEEE Trans. Biomed. Circuits Syst., 3 (6): 379-387 (2009)A 9.2µA gen 2 compatible UHF RFID sensing tag with -12dBm Sensitivity and 1.25µVrms input-referred noise floor., , , and . ISSCC, page 52-53. IEEE, (2010)A fully-integrated 10.5µW miniaturized (0.125mm2) wireless neural sensor., , , , and . VLSIC, page 72-73. IEEE, (2012)A Fully-Integrated, Miniaturized (0.125 mm2) 10.5 µW Wireless Neural Sensor., , , , , , and . IEEE J. Solid State Circuits, 48 (4): 960-970 (2013)A 9 μ A, Addressable Gen2 Sensor Tag for Biosignal Acquisition., , , , , and . IEEE J. Solid State Circuits, 45 (10): 2198-2209 (2010)A 4.78 mm 2 Fully-Integrated Neuromodulation SoC Combining 64 Acquisition Channels With Digital Compression and Simultaneous Dual Stimulation., , , , , , , and . IEEE J. Solid State Circuits, 50 (4): 1038-1047 (2015)