Author of the publication

A framework to accelerate sequential programs on homogeneous multicores.

, , , and . VLSI-SoC, page 344-347. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A text-compression-based method for code size minimization in embedded systems, , and . ACM Trans. Des. Autom. Electron. Syst., 4 (1): 12--38 (1999)TARDIS: Timestamp based Coherence Algorithm for Distributed Shared Memory., and . CoRR, (2015)A Unified Approach to the Decomposition and Re-Decomposition of Sequential Machines., , and . DAC, page 601-606. IEEE Computer Society Press, (1990)Approaches to Multi-level Sequential Logic Synthesis.. DAC, page 270-276. ACM Press, (1989)Analytical cache models with applications to cache partitioning., , and . ICS, page 1-12. ACM, (2001)Proxy-based security protocols in networked mobile devices., , , , , and . SAC, page 265-272. ACM, (2002)Brief Announcement: Practical Synchronous Byzantine Consensus., , , and . DISC, volume 91 of LIPIcs, page 41:1-41:4. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2017)On the verification of sequential machines at differing levels of abstraction., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 7 (6): 713-722 (1988)Event-based verification of synchronous, globally controlled, logic designs against signal flow graphs., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 13 (1): 122-134 (1994)Synthesis of robust delay-fault-testable circuits: practice., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 11 (3): 277-300 (1992)