Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 78mW 11.1Gb/s 5-tap DFE receiver with digitally calibrated current-integrating summers in 65nm CMOS.

J. Bulzacchelli, T. Dickson, Z. Deniz, H. Ainspan, B. Parker, M. Beakes, S. Rylov, and D. Friedman. ISSCC, page 368-369. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ufuk Toprak

Hanefi Toprak

Cengiz Deniz

Vedat Deniz

Abdülkerim Deniz

Other publications of authors with the same name

On-Line Global Energy Optimization in Multi-Core Systems Using Principles of Analog Computation.Z. Deniz, Y. Leblebici, and E. Vittoz. IEEE J. Solid State Circuits, 42 (7): 1593-1606 (2007)Bang-bang digital PLLs at 11 and 20GHz with sub-200fs integrated jitter for high-speed serial communication applications.A. Rylyakov, J. Tierno, H. Ainspan, J. Plouchart, J. Bulzacchelli, Z. Deniz, and D. Friedman. ISSCC, page 94-95. IEEE, (2009)Root cause identification of an hard-to-find on-chip power supply coupling fail.F. Stellari, T. Cowell, P. Song, M. Sorna, Z. Deniz, J. Bulzacchelli, and N. Mitra. ITC, page 1-7. IEEE Computer Society, (2012)The POWER8TM processor: Designed for big data, analytics, and cloud environments.J. Friedrich, H. Le, W. Starke, J. Stuecheli, B. Sinharoy, E. Fluhr, D. Dreps, V. Zyuban, G. Still, C. Gonzalez and 10 other author(s). ICICDT, page 1-4. IEEE, (2014)Digital-to-Analog Converters for 100+ Gb/s Wireline Transmitters: Architectures, Circuits, and Calibration.T. Dickson, Z. Deniz, M. Cochet, J. Bulzacchelli, M. Kossel, P. Francese, T. Morf, J. Proesel, H. Ainspan, M. Brändli and 1 other author(s). CICC, page 1-8. IEEE, (2024)A 1.8V 12-bit 230-MS/s pipeline ADC in 0.18μm CMOS technology.T. Liechti, A. Tajalli, O. Akgun, Z. Deniz, and Y. Leblebici. APCCAS, page 21-24. IEEE, (2008)A 3.2GS/s 4.55b ENOB two-step subranging ADC in 45nm SOI CMOS.J. Plouchart, M. Sanduleanu, Z. Deniz, T. Beukema, S. Reynolds, B. Parker, M. Beakes, J. Tierno, and D. Friedman. CICC, page 1-4. IEEE, (2012)5.1 POWER8TM: A 12-core server-class processor in 22nm SOI with 7.6Tb/s off-chip bandwidth.E. Fluhr, J. Friedrich, D. Dreps, V. Zyuban, G. Still, C. Gonzalez, A. Hall, D. Hogenmiller, F. Malgioglio, R. Nett and 10 other author(s). ISSCC, page 96-97. IEEE, (2014)SE4: ICs in PandemICs.N. Reiskarimian, Z. Deniz, U. Guler, K. Wilcox, A. Wang, J. Gu, Y. Jia, A. Klinefelter, R. Muller, F. Sheikh and 6 other author(s). ISSCC, page 543-545. IEEE, (2021)Low-power current mode logic for improved DPA-resistance in embedded systems.Z. Deniz, and Y. Leblebici. ISCAS (2), page 1059-1062. IEEE, (2005)

BibSonomy

Disambiguation of "Deniz, Zeynep Toprak"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 78mW 11.1Gb/s 5-tap DFE receiver with digitally calibrated current-integrating summers in 65nm CMOS.

Please choose a person to relate this publication to

Ufuk Toprak

Hanefi Toprak

Cengiz Deniz

Vedat Deniz

Abdülkerim Deniz

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Deniz, Zeynep Toprak"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A 78mW 11.1Gb/s 5-tap DFE receiver with digitally calibrated current-integrating summers in 65nm CMOS.

Please choose a person to relate this publication to

Ufuk Toprak

Hanefi Toprak

Cengiz Deniz

Vedat Deniz

Abdülkerim Deniz

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 78mW 11.1Gb/s 5-tap DFE receiver with digitally calibrated current-integrating summers in 65nm CMOS.