( en | de | ru )

 

Disambiguation of "Tyszer, Jerzy"

Author of the publication

copydeleteadd this publication to your clipboard
Test Time and Area Optimized BrST Scheme for Automotive ICs.

, , , , , , , , , and . ITC, page 1-10. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Weyman Jerzy

Szynka Jerzy

Jerzy Blaszczyk

Jerzy Cieslik

Jerzy Krzeczowski

 

Other publications of authors with the same name

Combinatorial Approach to Multiple Contact Faults Coverage in Programmable Logic Arrays., and . IEEE Trans. Computers, 34 (6): 549-553 (1985)Recursive Pseudoexhaustive Test Pattern Generation., and . IEEE Trans. Computers, 42 (12): 1517-1521 (1993)Test Data Decompression for Multiple Scan Designs with Boundary Scan., , and . IEEE Trans. Computers, 47 (11): 1188-1200 (1998)On New Class of Test Points and Their Applications., , and . ITC, page 1-9. IEEE, (2018)Hypercompression of Test Patterns., , , , and . ITC, page 1-9. IEEE, (2018)Testing of three-stage switching networks for coupling faults.. IEEE Trans. Commun., 40 (2): 413-422 (1992)X-Press: Two-Stage X-Tolerant Compactor With Programmable Selector., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (1): 147-159 (2008)On Compaction Utilizing Inter and Intra-Correlation of Unknown States., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (1): 117-126 (2010)Automated synthesis of phase shifters for built-in self-testapplications., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (10): 1175-1188 (2000)Trimodal Scan-Based Test Paradigm., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (3): 1112-1125 (2017)