From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

An Integral Path Self-Calibration Scheme for a Dual-Loop PLL., , , , , , , , , и 1 other автор(ы). IEEE J. Solid State Circuits, 48 (4): 996-1008 (2013)Indirect Performance Sensing for On-Chip Self-Healing of Analog and RF Circuits., , , , , , , , , и 4 other автор(ы). IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (8): 2243-2252 (2014)An integral path self-calibration scheme for a 20.1-26.7GHz dual-loop PLL in 32nm SOI CMOS., , , , , , , , , и 1 other автор(ы). VLSIC, стр. 176-177. IEEE, (2012)Statistical Framework for Technology-Model-Product Co-Design and Convergence., , , , и . DAC, стр. 503-508. IEEE, (2007)Indirect performance sensing for on-chip analog self-healing via Bayesian model fusion., , , , , , , , , и 4 other автор(ы). CICC, стр. 1-4. IEEE, (2013)A 4GS/s, 8.45 ENOB and 5.7fJ/conversion, digital assisted, sampling system in 45nm CMOS SOI., , и . CICC, стр. 1-4. IEEE, (2011)A 24-30-GHz 256-Element Dual-Polarized 5G Phased Array Using Fast On-Chip Beam Calculators and Magnetoelectric Dipole Antennas., , , , , , , , , и 5 other автор(ы). IEEE J. Solid State Circuits, 57 (12): 3599-3616 (2022)A low-voltage 40-GHz complementary VCO with 15% frequency tuning range in SOI CMOS technology., , , , , , , и . IEEE J. Solid State Circuits, 39 (5): 841-846 (2004)A 31 GHz CML ring VCO with 5.4 ps delay in a 0.12-μm SOI CMOS technology., , , , , , , , и . ESSCIRC, стр. 357-360. IEEE, (2003)Frequency-independent equivalent circuit model for on-chip spiral inductors., , , , , , , и . CICC, стр. 217-220. IEEE, (2002)