( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Double Layers Omega FETs with Ferroelectric HfZrO2 for One-Transistor Memory.

, , , , , , , , , , , , , , , , , , , , , и . IRPS, стр. 1-4. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Y Winter

Y LeConte

Y Mardiyati

Rainer Y

Y Muller

 

Другие публикации лиц с тем же именем

Double Layers Omega FETs with Ferroelectric HfZrO2 for One-Transistor Memory., , , , , , , , , и 12 other автор(ы). IRPS, стр. 1-4. IEEE, (2020)Endurance > 1011 Cycling of 3D GAA Nanosheet Ferroelectric FET with Stacked HfZrO2 to Homogenize Corner Field Toward Mitigate Dead Zone for High-Density eNVM., , , , , , , , , и 4 other автор(ы). VLSI Technology and Circuits, стр. 1-2. IEEE, (2022)A new synoptic scale resolving global climate simulation using the Community Earth System Model,, , , , , , , , , и 9 other автор(ы). J. Adv. Model. Earth Syst., (2014)Penetrating living cells using semiconductor nanowires, , , и . Trends in biotechnology, 25 (11): 481--482 (2007)Integration of fuzzy neural network and artificial immune system-based back-propagation neural network for sales forecasting using qualitative and quantitative data., , и . J. Intell. Manuf., 27 (6): 1191-1207 (2016)Design of Peak-finding Algorithm on Acquisition of Weak GPS Signals., , , , , и . SMC, стр. 1820-1825. IEEE, (2006)The POTATO chip architecture: a study in tradeoffs for signal processing chip design., , , , , и . ICCD, стр. 508-513. IEEE, (1988)Federated Learning for Sparse Principal Component Analysis., , , и . IEEE Big Data, стр. 1081-1086. IEEE, (2023)The anatomy study of high performance task scheduling algorithm for Grid computing system., , и . Comput. Stand. Interfaces, 31 (4): 713-722 (2009)Autonomous Cross-Country Navigation: An Integrated Perception and Planning System., и . IEEE Expert, 6 (4): 16-30 (1991)