( en | de | ru )

 

Disambiguation of "Balasubramonian, Rajeev"

Author of the publication

copydeleteadd this publication to your clipboard
Quantifying the relationship between the power delivery network and architectural policies in a 3D-stacked memory device.

, , , , , and . MICRO, page 198-209. ACM, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rajeev Sudra

Rajeev Gangula

Rajeev Ranjan

Rajeev Kumar

Rajeev Kavety

 

Other publications of authors with the same name

Near-Data Processing: Insights from a MICRO-46 Workshop., , , , , , and . IEEE Micro, 34 (4): 36-42 (2014)INXS: Bridging the throughput and energy gap for spiking neural networks., , and . IJCNN, page 2451-2459. IEEE, (2017)OS execution on multi-cores: is out-sourcing worthwhile?, , and . ACM SIGOPS Oper. Syst. Rev., 43 (2): 104-105 (2009)Power Efficient Approaches to Redundant Multithreading., and . IEEE Trans. Parallel Distributed Syst., 18 (8): 1066-1079 (2007)VAULT: Reducing Paging Overheads in SGX with Efficient Integrity Verification Structures., , and . ASPLOS, page 665-678. ACM, (2018)Memory bandwidth reservation in the cloud to avoid information leakage in the memory controller., , , , , , and . HASP@ISCA, page 11:1-11:5. ACM, (2014)Staged Reads: Mitigating the impact of DRAM writes on DRAM reads., , , , and . HPCA, page 41-52. IEEE Computer Society, (2012)Secure DIMM: Moving ORAM Primitives Closer to Memory., , , and . HPCA, page 428-440. IEEE Computer Society, (2018)Cluster prefetch: tolerating on-chip wire delays in clustered microarchitectures.. ICS, page 326-335. ACM, (2004)GenCache: Leveraging In-Cache Operators for Efficient Sequence Alignment., , , , , , and . MICRO, page 334-346. ACM, (2019)