( en | de | ru )

 

Disambiguation of "Psychalinos, Costas"

Author of the publication

copydeleteadd this publication to your clipboard
Minimization of Spread of Time-Constants and Scaling Factors in Fractional-Order Differentiator and Integrator Realizations.

, , and . CSSP, 37 (12): 5647-5663 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Peter Costas

Costas Averkiou

Costas Higoumenakis

Ilse Costas

Costas Panayotakis

 

Other publications of authors with the same name

Approximation of the Fractional-Order Laplacian sα as a Weighted Sum of First-Order High-Pass Filters., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (8): 1114-1118 (2018)Correlation Between the Theory of Lissajous Figures and the Generation of Pinched Hysteresis Loops in Nonlinear Circuits., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (7): 2606-2614 (2019)Ultra Low-Voltage Ultra Low-Power Sinh-Domain Wavelet Filer for Electrocardiogram Signal Analysis., , and . J. Low Power Electron., 9 (3): 288-294 (2013)Minimization of Spread of Time-Constants and Scaling Factors in Fractional-Order Differentiator and Integrator Realizations., , and . CSSP, 37 (12): 5647-5663 (2018)Square-root domain wave filters.. I. J. Circuit Theory and Applications, 35 (2): 131-148 (2007)Partial fraction expansion-based realizations of fractional-order differentiators and integrators using active filters., , , , and . I. J. Circuit Theory and Applications, 47 (4): 513-531 (2019)Sinh-Domain Universal Biquad filters., and . Journal of Circuits, Systems, and Computers, (2014)Low-voltage reduced complexity cells for MOS translinear loops., and . CSSP, 32 (5): 2445-2456 (2013)Experimental verification of filters using fractional-order capacitor and inductor emulators., , , and . TSP, page 559-562. IEEE, (2016)Sub-Volt Fully Balanced Differential Difference Amplifier., , , , and . Journal of Circuits, Systems, and Computers, 24 (1): 1550005:1-1550005:18 (2015)