Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Triple Core Lock-Step (TCLS) ARM® Cortex®-R5 Processor for Safety-Critical and Ultra-Reliable Applications.

X. Iturbe, B. Venu, E. Ozer, and S. Das. DSN Workshops, page 246-249. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Romy Das

Bio-economic modeling of soil resource conservation in Mid Hill Region of NepalR. Das. Uni Gießen, (2009)

Arabindo Das

Anita Das

Amitabh Das

Kamalendu Das

Other publications of authors with the same name

Design and Optimization of Inductive-Coupling Links for 3-D-ICs.B. Fletcher, S. Das, and T. Mak. IEEE Trans. Very Large Scale Integr. Syst., 27 (3): 711-723 (2019)Run-time Detection and Mitigation of Power-Noise Viruses.V. Tenentes, S. Das, D. Rossi, and B. Al-Hashimi. IOLTS, page 275-280. IEEE, (2019)A Low-Energy Inductive Transceiver using Spike-Latency Encoding for Wireless 3D Integration.B. Fletcher, S. Das, and T. Mak. ISLPED, page 1-6. IEEE, (2019)Circuit-aware architectural simulation.S. Lee, S. Das, V. Bertacco, T. Austin, D. Blaauw, and T. Mudge. DAC, page 305-310. ACM, (2004)Razor: A Variability-Tolerant Design Methodology for Low-Power and Robust Computing.S. Das. University of Michigan, USA, (2009)Energy-efficient approximate wallace-tree multiplier using significance-driven logic compression.I. Qiqieh, R. Shafik, G. Tarawneh, D. Sokolov, S. Das, and A. Yakovlev. SiPS, page 1-6. IEEE, (2017)Harnessing voltage margins for energy efficiency in multicore CPUs.G. Papadimitriou, M. Kaliorakis, A. Chatzidimitriou, D. Gizopoulos, P. Lawthers, and S. Das. MICRO, page 503-516. ACM, (2017)Session 4 Overview: Processors Digital Architectures and Systems Subcommittee.S. Mathew, S. Das, and H. Mair. ISSCC, page 52-53. IEEE, (2021)DVFS in loop accelerators using BLADES.G. Dasika, S. Das, K. Fan, S. Mahlke, and D. Bull. DAC, page 894-897. ACM, (2008)A robust FIR filter with in situ error detection.P. Whatmough, I. Darwazeh, D. Bull, S. Das, and D. Kershaw. ISCAS, page 4185-4188. IEEE, (2010)

BibSonomy

Disambiguation of "Das, Shidhartha"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Triple Core Lock-Step (TCLS) ARM® Cortex®-R5 Processor for Safety-Critical and Ultra-Reliable Applications.

Please choose a person to relate this publication to

Romy Das

Arabindo Das

Anita Das

Amitabh Das

Kamalendu Das

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Das, Shidhartha"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A Triple Core Lock-Step (TCLS) ARM® Cortex®-R5 Processor for Safety-Critical and Ultra-Reliable Applications.

Please choose a person to relate this publication to

Romy Das

Arabindo Das

Anita Das

Amitabh Das

Kamalendu Das

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Triple Core Lock-Step (TCLS) ARM® Cortex®-R5 Processor for Safety-Critical and Ultra-Reliable Applications.