( en | de | ru )

 

Disambiguation of "Hyogo, Akira"

Author of the publication

copydeleteadd this publication to your clipboard
Examination of Incremental ADC with SAR ADC to Reduce Conversion Time with High Accuracy.

, , , and . ISPACS, page 1-2. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Akira Hayashima

Akira Hori

Akira Satake

Akira Hayashima

Akira Yasui

 

Other publications of authors with the same name

Investigation of Hybrid ADC Combined with First-order Feedforward Incremental and SAR ADCs., , , and . ISPACS, page 1-2. IEEE, (2019)A 2.0-V folding circuit using current limiting amplifier for ADC., , and . ECCTD, page 63-66. IEEE, (2005)A Novel C-2αC Ladder Based Non-binary DAC for SAR-ADC Using Unit Capacitors., , , and . ISPACS, page 457-462. IEEE, (2018)A Design Approach for Low Phase Noise 5GHz Complementary Quadrature Oscillator., , , and . ICECS, page 200-203. IEEE, (2006)Low voltage four-quadrant analog multiplier using square-root circuit based on CMOS pair., , and . ISCAS (2), page 274-277. IEEE, (1999)A High-Q Active Inductor Circuit for Quasi-Millimeter-Wave Frequency Range., , , and . IEICE Trans. Electron., 91-C (6): 862-870 (2008)Duty Ratio and Capacitance Analysis of AC/DC Converter without Current Control Circuit., , , and . ISPACS, page 1-2. IEEE, (2019)Examination of Incremental ADC with SAR ADC to Reduce Conversion Time with High Accuracy., , , and . ISPACS, page 1-2. IEEE, (2019)Low-power ASK receiver circuit for wireless communication system., , , and . APCCAS (2), page 405-408. IEEE, (2002)A 1-MHz 7th-order continuous-time lowpass filter using very low distortion CMOS OTAs., , and . ISCAS, page 569-572. IEEE, (2000)