Author of the publication

A Software-Hardware Co-designed Methodology for Efficient Thread Level Speculation.

, , , and . CIT, page 184-191. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Dynamic Trust Model Based on Feedback Control Mechanism for P2P Applications., , and . ATC, volume 4158 of Lecture Notes in Computer Science, page 312-321. Springer, (2006)Factor-Based C-AMAT Analysis for Memory Optimization., , , , and . VECoS, volume 10466 of Lecture Notes in Computer Science, page 79-91. Springer, (2017)Applying multiple criteria decision making to improve security architecture development., , and . InfoSecu, page 244-246. ACM, (2004)HeteroCore GPU to Exploit TLP-Resource Diversity., , and . IEEE Trans. Parallel Distributed Syst., 30 (1): 93-106 (2019)SEAL: Storage-efficient Causality Analysis on Enterprise Logs with Query-friendly Compression., , , , , and . USENIX Security Symposium, page 2987-3004. USENIX Association, (2021)MDS array codes with optimal rebuilding., , and . ISIT, page 1240-1244. IEEE, (2011)Patterned cells for phase change memories., , , and . ISIT, page 2333-2337. IEEE, (2011)A Channel Estimation Scheme for MIMO-MC-CDMA Downlink in High Mobility Environments., and . IEICE Trans. Commun., 88-B (3): 1282-1286 (2005)Rate-compatible and high-throughput architecture designs for encoding LDPC codes., , and . ISCAS, page 1-4. IEEE, (2017)LDPC Codes for Portable DNA Storage., and . ISIT, page 76-80. IEEE, (2019)