Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Trading cache hit rate for memory performance.

W. Ding, M. Kandemir, D. Guttman, A. Jog, C. Das, and P. Yedlapalli. PACT, page 357-368. ACM, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Praveen Konidala

Paurush Praveen

Praveen Seshadri

Praveen Kulkarni

Praveen Kumar

Other publications of authors with the same name

Cooperative parallelization.P. Yedlapalli, E. Kultursay, and M. Kandemir. ICCAD, page 134-141. IEEE Computer Society, (2011)Cache Hierarchy-Aware Query Mapping on Emerging Multicore Architectures.Ö. Özturk, U. Orhan, W. Ding, P. Yedlapalli, and M. Kandemir. IEEE Trans. Computers, 66 (3): 403-415 (2017)GemDroid: a framework to evaluate mobile platforms.N. Nachiappan, P. Yedlapalli, N. Soundararajan, M. Kandemir, A. Sivasubramaniam, and C. Das. SIGMETRICS, page 355-366. ACM, (2014)Domain knowledge based energy management in handhelds.N. Nachiappan, P. Yedlapalli, N. Soundararajan, A. Sivasubramaniam, M. Kandemir, R. Iyer, and C. Das. HPCA, page 150-160. IEEE Computer Society, (2015)QoS aware dynamic time-slice tuning.Y. Ding, P. Yedlapalli, and M. Kandemir. IISWC, page 84-85. IEEE Computer Society, (2014)Locality-aware mapping and scheduling for multicores.W. Ding, Y. Zhang, M. Kandemir, J. Srinivas, and P. Yedlapalli. CGO, page 12:1-12:12. IEEE Computer Society, (2013)Improving bank-level parallelism for irregular applications.X. Tang, M. Kandemir, P. Yedlapalli, and J. Kotra. MICRO, page 57:1-57:12. IEEE Computer Society, (2016)Trading cache hit rate for memory performance.W. Ding, M. Kandemir, D. Guttman, A. Jog, C. Das, and P. Yedlapalli. PACT, page 357-368. ACM, (2014)Meeting midway: Improving CMP performance with memory-side prefetching.P. Yedlapalli, J. Kotra, E. Kultursay, M. Kandemir, C. Das, and A. Sivasubramaniam. PACT, page 289-298. IEEE Computer Society, (2013)A cache topology-aware multi-query scheduler for multicore architectures.U. Orhan, W. Ding, P. Yedlapalli, M. Kandemir, and Ö. Özturk. IISWC, page 86-87. IEEE Computer Society, (2014)

BibSonomy

Disambiguation of "Yedlapalli, Praveen"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Trading cache hit rate for memory performance.

Please choose a person to relate this publication to

Praveen Konidala

Paurush Praveen

Praveen Seshadri

Praveen Kulkarni

Praveen Kumar

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Yedlapalli, Praveen"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Trading cache hit rate for memory performance.

Please choose a person to relate this publication to

Praveen Konidala

Paurush Praveen

Praveen Seshadri

Praveen Kulkarni

Praveen Kumar

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Trading cache hit rate for memory performance.