( en | de | ru )

 

Disambiguation of "Colmenar, José Manuel"

Author of the publication

copydeleteadd this publication to your clipboard
Enhancing Grammatical Evolution Through Data Augmentation: Application to Blood Glucose Forecasting.

, , , , , , , and . EvoApplications (1), volume 10199 of Lecture Notes in Computer Science, page 142-157. (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

José Manuel Cardozo

José-Manuel Rodriguez

Manuel José Morais

José-Manuel Soriano-Romero

José Manuel Gonzalez Fernandez

 

Other publications of authors with the same name

A parallel variable neighborhood search approach for the obnoxious p-median problem., , , and . ITOR, 27 (1): 336-360 (2020)Characterizing asynchronous variable latencies through probability distribution functions., , , and . Microprocess. Microsystems, 33 (7-8): 483-497 (2009)A Power-Aware Technique for Functional Units in High-Performance Processors., , , , and . DSD, page 456-459. IEEE Computer Society, (2006)Heuristics for the Bi-Objective Diversity Problem., , and . Expert Syst. Appl., (2018)A Scatter Search Approach for the Parallel Row Ordering Problem., , and . MIC, volume 13838 of Lecture Notes in Computer Science, page 506-512. Springer, (2022)Empirical Characterization of the Latency of Long Asynchronous Pipelines with Data-Dependent Module Delays., , , , , and . PDP, page 112-119. IEEE Computer Society, (2004)Enhancing Grammatical Evolution Through Data Augmentation: Application to Blood Glucose Forecasting., , , , , , , and . EvoApplications (1), volume 10199 of Lecture Notes in Computer Science, page 142-157. (2017)Power Reduction of Superscalar Processor Functional Units by Resizing Adder-Width., , , , and . PATMOS, volume 3728 of Lecture Notes in Computer Science, page 40-48. Springer, (2005)A Technique to Reduce Static and Dynamic Power of Functional Units in High-Performance Processors., , , , , and . PATMOS, volume 4148 of Lecture Notes in Computer Science, page 514-523. Springer, (2006)Simulation of High-Performance Memory Allocators., , , and . DSD, page 275-282. IEEE Computer Society, (2010)