Author of the publication

On the Design of Random Pattern Testable PLAs.

, and . ITC, page 688-695. IEEE Computer Society, (1986)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A New Approach to the Design of Testable PLA's., and . IEEE Trans. Computers, 36 (2): 201-211 (1987)A Method for Compressing Test Data Based on Burrows-Wheeler Transformation., , , and . IEEE Trans. Computers, 51 (5): 486-497 (2002)Design of a tunable fully differential GHz range Gm-C lowpass filter in 0.18µm CMOS for DS-CDMA UWB transceivers., , , and . ISCAS, IEEE, (2006)Minimum selection GSC and adaptive low-power rake combining scheme., , and . ISCAS (4), page 357-360. IEEE, (2003)Automatic Insertion of BIST Hardware Using VHDL., , and . DAC, page 9-15. ACM, (1988)Vibration and Thermal Energy Harvesting System for Automobiles with Impedance Matching and Wake-up., , and . ISCAS, page 1-5. IEEE, (2018)On the design of random pattern testable PLA based on weighted random pattern testing., and . J. Electron. Test., 3 (2): 149-157 (1992)Signaling and multiple access techniques for ultra wideband 4G wireless communication systems., , and . IEEE Wirel. Commun., 12 (2): 46-55 (2005)Low-Voltage Low-Power 1.6 GHz Quadrature Signal Generation Through Stacking a Transformer-Based VCO and a Divide-by-Two., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 59-I (12): 2901-2910 (2012)Dual Use of Power Lines for Design-for-Testability - A CMOS Receiver Design., and . IEEE Trans. Very Large Scale Integr. Syst., 24 (3): 1118-1125 (2016)