Author of the publication

The Mapping Framework and Optimizing Strategy for Block Cryptography Algorithms on Cell Broadband Engine.

, , , , , , , and . PDCAT, page 42-47. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

众核平台上广度优先搜索算法的优化 (Optimization of Breadth-first Search Algorithm Based on Many-core Platform)., , , and . 计算机科学, 46 (1): 314-319 (2019)A Novel U-Like Network For The Segmentation Of Thoracic Organs., , , , , and . ISBI Workshops, page 1-4. IEEE, (2020)Machine Learning-enabled Performance Model for DNN Applications and AI Accelerator., , , , , , , , and . HPCC/DSS/SmartCity/DependSys, page 25-34. IEEE, (2022)High-Performance Matrix Multiplication on the New Generation Shenwei Processor., , , and . HPCC/DSS/SmartCity/DependSys, page 894-903. IEEE, (2022)TripletRun: A Dataflow Runtime Simulator and Its Performance Model., , , , , and . HPCC/SmartCity/DSS, page 1509-1517. IEEE, (2019)Redesign NAMD Molecular Dynamics Non-Bonded Force-Field on Sunway Manycore Processor., , , , and . HPCC/SmartCity/DSS, page 1257-1265. IEEE, (2019)SWSPH: A Massively Parallel SPH Implementation for Hundred-Billion-Particle Simulation on New Sunway Supercomputer., , , , , , and . Euro-Par, volume 14100 of Lecture Notes in Computer Science, page 564-577. Springer, (2023)Scaling the Performance of Tiled Processor Architectures with On-Chip-Network Topology., , , , and . CSO (1), page 77-81. IEEE Computer Society, (2009)The optimization of parallel Smith-Waterman sequence alignment using on-chip memory of GPGPU., , , , , , and . BIC-TA, page 844-850. IEEE, (2010)Efficient execution of speculative threads and transactions with hardware transactional memory., , , , and . Future Gener. Comput. Syst., (2014)