( en | de | ru )

 

Disambiguation of "Moretó, Miquel"

Author of the publication

copydeleteadd this publication to your clipboard
Simulating Whole Supercomputer Applications.

, , , , , , and . IEEE Micro, 31 (3): 32-45 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Núria Gel Moretó

Miguel Moreto

Beate Miquel

Miquel Marqués

Miquel Bemmelen

 

Other publications of authors with the same name

Runtime-assisted cache coherence deactivation in task parallel programs., , , , and . SC, page 35:1-35:12. IEEE / ACM, (2018)CPU Accounting in CMP Processors., , , , , and . IEEE Comput. Archit. Lett., 8 (1): 17-20 (2009)On the use of many-core Marvell ThunderX2 processor for HPC workloads., , , and . J. Supercomput., 77 (4): 3315-3338 (2021)Adaptive Power Shifting for Power-Constrained Heterogeneous Systems., , , , , , and . IEEE Trans. Computers, 72 (3): 627-640 (March 2023)Dynamic Cache Partitioning Based on the MLP of Cache Misses., , , and . Trans. High Perform. Embed. Archit. Compil., (2011)A Security Model for Randomization-based Protected Caches., , , , and . IACR Cryptol. ePrint Arch., (2022)Functional Verification of a RISC-V Vector Accelerator., , , , , , , , , and 2 other author(s). IEEE Des. Test, 40 (3): 36-44 (June 2023)VIA: A Smart Scratchpad for Vector Units with Application to Sparse Matrix Computations., , , , , , , , and . HPCA, page 921-934. IEEE, (2021)SafeSU: an Extended Statistics Unit for Multicore Timing Interference., , , , , , , and . ETS, page 1-4. IEEE, (2021)Evolutionary system for prediction and optimization of hardware architecture performance., , , , , , , and . IEEE Congress on Evolutionary Computation, page 1941-1948. IEEE, (2008)