Author of the publication

Analysis and compensation of the bitline multiplexer in SRAM current sense amplifiers.

, , and . IEEE J. Solid State Circuits, 36 (11): 1745-1755 (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Parameter identification for behavioral modeling of analog components including degradation., , , , and . MIXDES, page 336-340. IEEE, (2016)Stochastic LUT-based reliability-aware design method for operation point dependent CMOS circuits., , , , , and . MIXDES, page 363-368. IEEE, (2016)Two-stage space-time receiver for UMTS frequency division duplex., , , and . WSA, page 231-234. IEEE, (2004)Topology-Driven Reliability Assessment of Integrated Circuits., , and . MIXDES, page 198-203. IEEE, (2018)Comparison of Implementation and Recovery for Multi Channel Compressed Sensing., , , and . ISCAS, page 1-5. IEEE, (2018)Compact first order temperature-compensated CMOS current reference., and . ICECS, page 322-325. IEEE, (2017)Design and implementation of a neurocomputing ASIP for environmental monitoring in WSN., and . ICECS, page 129-132. IEEE, (2012)Design of a multi-core hardware architecture for consensus-based MIMO detection algorithms., , , and . ACSSC, page 877-881. IEEE, (2016)Hardware-accelerated reconstruction of compressed neural signals based on inpainting., , , , , , and . MIXDES, page 399-404. IEEE, (2016)8 Channel neural stimulation ASIC for epidural visual cortex stimulation with on board 90 ppm/°C current reference., and . DDECS, page 96-101. IEEE, (2016)