( en | de | ru )

 

Disambiguation of "Mikolajick, Thomas"

Author of the publication

copydeleteadd this publication to your clipboard
Hafnia-based Double Layer Ferroelectric Tunnel Junctions as Artificial Synapses for Neuromorphic Computing.

, , , , and . CoRR, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Thomas Mikolajick

Thomas Thomas

Thomas Harasim

Die Rolle des nucleostemin-Gens in dem Prozess der Ribosomenbiogenese. Uni München, (2009)

Thomas Baron

Untersuchungen an ungeschädigten und durch Pilzbefall geschädigten Nadelholzbauteilen mit ausgewählten Prüfverfahren. TU Dresden, (2009)

Thomas Böttcher

Naturstoffe und ihre Derivate als molekulare Sonden: Identifikation ihrer Angriffsziele und Inhibition der Virulenz in pathogenen Bakterien. Uni München, (2009)
 

Other publications of authors with the same name

Scanning spreading resistance microscopy for failure analysis of nLDMOS devices with decreased breakdown voltage., , , , , , , , and . Microelectron. Reliab., 54 (9-10): 2128-2132 (2014)Extraction of the active acceptor concentration in (pseudo-) vertical GaN MOSFETs using the body-bias effect., , , , , , , , , and . Microelectron. J., (2019)2021 Roadmap on Neuromorphic Computing and Engineering., , , , , , , , , and 46 other author(s). CoRR, (2021)A pseudo-memcapacitive neurotransistor for spiking neural networks., , , , , , and . MOCAST, page 1-5. IEEE, (2023)Reconfigurable nanowire transistors with multiple independent gates for efficient and programmable combinational circuits., , , , , , and . DATE, page 169-174. IEEE, (2016)In-depth electrical characterization of carrier transport in ambipolar Si-NW Schottky-barrier FETs., , , , , , , and . ESSDERC, page 304-307. IEEE, (2017)END-TRUE: Emerging Nanotechnology-Based Double-Throughput True Random Number Generator., , , , , , , and . VLSI-SoC (Selected Papers), volume 661 of IFIP Advances in Information and Communication Technology, page 175-203. Springer, (2021)Ultra-dense co-integration of FeFETs and CMOS logic enabling very-fine grained Logic-in-Memory., , , , , , , , and . ESSDERC, page 118-121. IEEE, (2019)Design Enablement Flow for Circuits with Inherent Obfuscation based on Reconfigurable Transistors., , , , , , , , , and 6 other author(s). DATE, page 1-6. IEEE, (2023)On the voltage scaling potential of SONOS non-volatile memory transistors., , , , , , , and . ESSDERC, page 118-121. IEEE, (2015)