Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Impact of On-chip Interconnect on In-memory Acceleration of Deep Neural Networks.

G. Krishnan, S. Mandal, C. Chakrabarti, J. Seo, Ü. Ogras, and Y. Cao. ACM J. Emerg. Technol. Comput. Syst., 18 (2): 34:1-34:22 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yang Cao

Jingjing Cao

Yude Cao

Hong Cao

Weixun Cao

Other publications of authors with the same name

Understanding the Diversity of Urban-Rural Fringe Development in a Fast Urbanizing Region of China.G. Li, Y. Cao, Z. He, J. He, Y. Cao, J. Wang, and X. Fang. Remote. Sens., 13 (12): 2373 (2021)A channel allocation method based on dual-population differential evolution in wireless sensor networks.Y. Cao, W. Wei, and H. Pei. Int. J. Sens. Networks, 36 (1): 50-58 (2021)Accurate in situ measurement of peak noise and delay change induced by interconnect coupling.T. Sato, D. Sylvester, Y. Cao, and C. Hu. IEEE J. Solid State Circuits, 36 (10): 1587-1591 (2001)Loop-based interconnect modeling and optimization approach for multigigahertz clock network design.X. Huang, P. Restle, T. Bucelot, Y. Cao, T. King, and C. Hu. IEEE J. Solid State Circuits, 38 (3): 457-463 (2003)Optimal pricing and deteriorating inventory control when inventory stimulates stochastic demand with reference price effect.Y. Duan, and Y. Cao. RAIRO Oper. Res., 55 (Supplement): S1803-S1821 (2021)A Tracking Imaging Control Method for Dual-FSM 3D GISC LiDAR.Y. Cao, X. Su, X. Qian, H. Wang, W. Hao, M. Xie, X. Feng, J. Han, M. Chen, and C. Wang. Remote. Sens., 14 (13): 3167 (2022)Switch-factor based loop RLC modeling for efficient timing analysis.Y. Cao, X. Yang, X. Huang, and D. Sylvester. IEEE Trans. Very Large Scale Integr. Syst., 13 (9): 1072-1078 (2005)Evaluation and mitigation of performance degradation under random telegraph noise for digital circuits.X. Chen, H. Luo, Y. Wang, Y. Cao, Y. Xie, Y. Ma, and H. Yang. IET Circuits Devices Syst., 7 (5): 273-282 (2013)Human Action Classification Based on Silhouette Indexed Interest Points for Multiple Domains.M. de Alcântara, H. Pedrini, and Y. Cao. Int. J. Image Graph., 17 (3): 1750018:1-1750018:27 (2017)Parallel unsupervised Synthetic Aperture Radar image change detection on a graphics processing unit.H. Zhu, Y. Cao, Z. Zhou, M. Gong, and L. Jiao. Int. J. High Perform. Comput. Appl., 27 (2): 109-122 (2013)

BibSonomy

Disambiguation of "Cao, Yu"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Impact of On-chip Interconnect on In-memory Acceleration of Deep Neural Networks.

Please choose a person to relate this publication to

Yang Cao

Jingjing Cao

Yude Cao

Hong Cao

Weixun Cao

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Cao, Yu"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Impact of On-chip Interconnect on In-memory Acceleration of Deep Neural Networks.

Please choose a person to relate this publication to

Yang Cao

Jingjing Cao

Yude Cao

Hong Cao

Weixun Cao

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Impact of On-chip Interconnect on In-memory Acceleration of Deep Neural Networks.