Author of the publication

Manticore: A 4096-Core RISC-V Chiplet Architecture for Ultraefficient Floating-Point Computing.

, , and . IEEE Micro, 41 (2): 36-42 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

CMOS DNA Sensor Array With Integrated A/D Conversion Based on Label-Free Capacitance Measurement., , , , , , , , , and . IEEE J. Solid State Circuits, 41 (12): 2956-2964 (2006)TCN-CUTIE: A 1, 036-TOp/s/W, 2.72-µJ/Inference, 12.2-mW All-Digital Ternary Accelerator in 22-nm FDX Technology., , , , and . IEEE Micro, 43 (1): 42-48 (2023)Design and Analysis of NoCs for Low-Power 2D and 3D SoCs., , , and . Low Power Networks-on-Chip, Springer, (2011)CAS-CNN: A deep convolutional neural network for image compression artifact suppression., , and . IJCNN, page 752-759. IEEE, (2017)Efficient Image Dataset Classification Difficulty Estimation for Predicting Deep-Learning Accuracy., , , , , and . CoRR, (2018)Accelerating Inference of Convolutional Neural Networks Using In-memory Computing., , , and . Frontiers Comput. Neurosci., (2021)State assignment for low power dissipation., and . IEEE J. Solid State Circuits, 30 (3): 258-268 (March 1995)LightSpeed: A Compact, High-Speed Optical-Link-Based 3D Optoacoustic Imager., , , , , , , and . IEEE Trans. Medical Imaging, 40 (8): 2023-2029 (2021)NEURAghe: Exploiting CPU-FPGA Synergies for Efficient and Flexible CNN Inference Acceleration on Zynq SoCs., , , , , , , and . ACM Trans. Reconfigurable Technol. Syst., 11 (3): 18:1-18:24 (2018)Layout-driven memory synthesis for embedded systems-on-chip., , , and . IEEE Trans. Very Large Scale Integr. Syst., 10 (2): 96-105 (2002)