( en | de | ru )

 

Disambiguation of "Henzler, Stephan"

Author of the publication

copydeleteadd this publication to your clipboard
Variation tolerant high resolution and low latency time-to-digital converter.

, , , , , and . ESSCIRC, page 194-197. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Stephan Henzler

Klaus Henzler

Michael Henzler

Jörg Henzler

Thomas Henzler

 

Other publications of authors with the same name

A 90-nm CMOS Low-Power GSM/EDGE Multimedia-Enhanced Baseband Processor With 380-MHz ARM926 Core and Mixed-Signal Extensions., , , , , , , , , and 9 other author(s). IEEE J. Solid State Circuits, 42 (1): 134-144 (2007)In-Situ Delay Characterization and Local Supply Voltage Adjustment for Compensation of Local Parametric Variations., , , , and . IEEE J. Solid State Circuits, 42 (7): 1583-1592 (2007)Single Supply Voltage High-Speed Semi-dynamic Level-Converting Flip-Flop with Low Power and Area Consumption., , , and . PATMOS, volume 3254 of Lecture Notes in Computer Science, page 392-401. Springer, (2004)Dynamic state-retention flip flop for fine-grained sleep-transistor scheme., , , , , , , , , and 2 other author(s). ESSCIRC, page 145-148. IEEE, (2005)Adaptive circuit block model for power supply noise analysis of low power system-on-chip., , , , , and . SoC, page 13-18. IEEE, (2009)Variation tolerant high resolution and low latency time-to-digital converter., , , , , and . ESSCIRC, page 194-197. IEEE, (2007)Design Aspects and Technological Scaling Limits of ZigZag Circuit Block Switch-Off Schemes., , , , and . VLSI-SOC, page 246-251. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)High-speed low-power frequency divider with intrinsic phase rotator., and . ISLPED, page 286-291. ACM, (2006)Two Level Compact Simulation Methodology for Timing Analysis of Power-Switched Circuits., , , and . PATMOS, volume 3254 of Lecture Notes in Computer Science, page 789-798. Springer, (2004)Impact of Gate Leakage on Efficiency of Circuit Block Switch-Off Schemes., , , , , and . VLSI-SoC (Selected Papers), volume 200 of IFIP, page 229-245. Springer, (2003)