Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

PULP-NN: A Computing Library for Quantized Neural Network inference at the edge on RISC-V Based Parallel Ultra Low Power Clusters.

A. Garofalo, M. Rusci, F. Conti, D. Rossi, and L. Benini. ICECS, page 33-36. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Davide Rossi

Davide Cadamuro

Davide Pennino

Davide Batic

Davide Cantoni

Other publications of authors with the same name

μDMA: An autonomous I/O subsystem for IoT end-nodes.A. Pullini, D. Rossi, G. Haugou, and L. Benini. PATMOS, page 1-8. IEEE, (2017)Scalable EEG seizure detection on an ultra low power multi-core architecture.S. Benatti, F. Montagna, D. Rossi, and L. Benini. BioCAS, page 86-89. IEEE, (2016)Energy-Efficient Hardware-Accelerated Synchronization for Shared-L1-Memory Multiprocessor Clusters.F. Glaser, G. Tagliavini, D. Rossi, G. Haugou, Q. Huang, and L. Benini. CoRR, (2020)A Fully Programmable eFPGA-Augmented SoC for Smart Power Applications.F. Renzini, C. Mucci, D. Rossi, E. Scarselli, and R. Canegallo. IEEE Trans. Circuits Syst. I Regul. Pap., 67-I (2): 489-501 (2020)Always-On 674uW @ 4GOP/s Error Resilient Binary Neural Networks with Aggressive SRAM Voltage Scaling on a 22nm IoT End-Node.A. Mauro, F. Conti, P. Schiavone, D. Rossi, and L. Benini. CoRR, (2020)YodaNN: An Architecture for Ultra-Low Power Binary-Weight CNN AccelerationR. Andri, L. Cavigelli, D. Rossi, and L. Benini. (2016)cite arxiv:1606.05487.Modular Design and Optimization of Biomedical Applications for Ultralow Power Heterogeneous Platforms.E. Giovanni, F. Montagna, B. Denkinger, S. Machetti, M. Quirós, S. Benatti, D. Rossi, L. Benini, and D. Atienza. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (11): 3821-3832 (2020)Dustin: A 16-Cores Parallel Ultra-Low-Power Cluster with 2b-to-32b Fully Flexible Bit-Precision and Vector Lockstep Execution Mode.G. Ottavi, A. Garofalo, G. Tagliavini, F. Conti, A. Mauro, L. Benini, and D. Rossi. CoRR, (2022)Shaheen: An Open, Secure, and Scalable RV64 SoC for Autonomous Nano-UAVs.L. Valente, A. Veeran, M. Sinigaglia, Y. Tortorella, A. Nadalini, N. Wistoff, B. Sá, A. Garofalo, R. Psiakis, M. Tolba and 8 other author(s). HCS, page 1-12. IEEE, (2023)Streamlining the OpenMP Programming Model on Ultra-Low-Power Multi-core MCUs.F. Montagna, G. Tagliavini, D. Rossi, A. Garofalo, and L. Benini. ARCS, volume 12800 of Lecture Notes in Computer Science, page 167-182. Springer, (2021)

BibSonomy

Disambiguation of "Rossi, Davide"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

PULP-NN: A Computing Library for Quantized Neural Network inference at the edge on RISC-V Based Parallel Ultra Low Power Clusters.

Please choose a person to relate this publication to

Davide Rossi

Davide Cadamuro

Davide Pennino

Davide Batic

Davide Cantoni

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Rossi, Davide"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML PULP-NN: A Computing Library for Quantized Neural Network inference at the edge on RISC-V Based Parallel Ultra Low Power Clusters.

Please choose a person to relate this publication to

Davide Rossi

Davide Cadamuro

Davide Pennino

Davide Batic

Davide Cantoni

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

PULP-NN: A Computing Library for Quantized Neural Network inference at the edge on RISC-V Based Parallel Ultra Low Power Clusters.