Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A high utilization FPGA-based accelerator for variable-scale convolutional neural network.

X. Li, Y. Cai, J. Han, and X. Zeng. ASICON, page 944-947. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yujie Sun

Yujie Li

Yujie Feng

Yujie Zhu

Other publications of authors with the same name

A configurable nonlinear operation unit for neural network accelerator.Y. Cai, X. Li, J. Han, and X. Zeng. ASICON, page 319-322. IEEE, (2017)A Lossless Compression Algorithm with Hardware Implementation for Dynamic Vision Sensor.Z. Ding, S. Wang, Y. Cai, X. Zeng, W. Li, and M. Wang. ISCAS, page 1-5. IEEE, (2024)Decomposing Synthesized Strategies for Reactive Multi-agent Reinforcement Learning.C. Zhu, J. Zhu, Y. Cai, and F. Wang. TASE, volume 13931 of Lecture Notes in Computer Science, page 59-76. Springer, (2023)A high performance real-time edge detection system with NEON.K. Zhang, L. Ding, Y. Cai, W. Yin, F. Yang, J. Tao, and L. Wang. ASICON, page 847-850. IEEE, (2017)Nonvolatile Binary CNN Accelerator with Extremely Low Standby Power using RRAM for IoT Applications.Y. Cai, K. Zhou, X. Xue, M. Wang, and X. Zeng. ASICON, page 1-4. IEEE, (2019)Efficient Reinforcement Learning with Generalized-Reactivity Specifications.C. Zhu, Y. Cai, C. Hu, and J. Bi. APSEC, page 31-40. IEEE, (2022)A 3.1 Gbin/s advanced entropy coding hardware design for AVS3.Y. Cai, W. Li, X. Zeng, Y. Fan, P. Zhang, G. Xiang, and H. Yin. ISCAS, page 2017-2021. IEEE, (2022)Dynamic Task Scheduler for Real Time Requirement in Cloud Computing System.Y. Huang, Q. Zhang, Y. Cai, M. e Jing, Y. Fan, and X. Zeng. ICA3PP (4), volume 11337 of Lecture Notes in Computer Science, page 3-11. Springer, (2018)A high utilization FPGA-based accelerator for variable-scale convolutional neural network.X. Li, Y. Cai, J. Han, and X. Zeng. ASICON, page 944-947. IEEE, (2017)The Hardware Acceleration of SC Decoder for Polar Code towards HLS Optimization.Y. Huang, Y. Cai, M. e Jing, J. Han, Y. Fan, and X. Zeng. ISOCC, page 123-124. IEEE, (2018)

BibSonomy

Disambiguation of "Cai, Yujie"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A high utilization FPGA-based accelerator for variable-scale convolutional neural network.

Please choose a person to relate this publication to

Yujie Sun

Yujie Li

Yujie Feng

Yujie Zhu

Yujie Zhu

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Cai, Yujie"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A high utilization FPGA-based accelerator for variable-scale convolutional neural network.

Please choose a person to relate this publication to

Yujie Sun

Yujie Li

Yujie Feng

Yujie Zhu

Yujie Zhu

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A high utilization FPGA-based accelerator for variable-scale convolutional neural network.