Author of the publication

Smart cache: A self adaptive cache architecture for energy efficiency.

, , and . ICSAMOS, page 41-50. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Janus: Statically-Driven and Profile-Guided Automatic Dynamic Binary Parallelisation., and . CGO, page 15-25. IEEE, (2019)Timed hyperproperties., , and . Inf. Comput., (2021)MarkUs: Drop-in use-after-free prevention for low-level languages., and . SP, page 578-591. IEEE, (2020)Throttling Automatic Vectorization: When Less is More., and . PACT, page 432-444. IEEE Computer Society, (2015)Software Directed Issue Queue Power Reduction., , , and . HPCA, page 144-153. IEEE Computer Society, (2005)Compiler Directed Issue Queue Energy Reduction., , , and . Trans. High Perform. Embed. Archit. Compil., (2011)CHERIvoke: Characterising Pointer Revocation using CHERI Capabilities for Temporal Memory Safety., , , , , , , , , and 1 other author(s). MICRO, page 545-557. ACM, (2019)Cornucopia: Temporal Safety for CHERI Heaps., , , , , , , , , and 14 other author(s). SP, page 608-625. IEEE, (2020)Helix: Making the Extraction of Thread-Level Parallelism Mainstream., , , , and . IEEE Micro, 32 (4): 8-18 (2012)The Smart Cache: An Energy-Efficient Cache Architecture Through Dynamic Adaptation., , and . Int. J. Parallel Program., 41 (2): 305-330 (2013)