Author of the publication

Reduced Order Approximation of MIMO Fractional Order Systems.

, , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 3 (3): 451-458 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Use of squared magnitude function in approximation and hardware implementation of SISO fractional order system., , and . J. Frankl. Inst., 350 (7): 1753-1767 (2013)Performance Analysis of Regular Clocking Based Quantum-Dot Cellular Automata Logic Circuit: Fault Tolerant Approach., , , and . ACRI, volume 13402 of Lecture Notes in Computer Science, page 185-198. Springer, (2022)Synthesis of Fault-Tolerant QCA Logic Circuit Using Cellular Automata., , and . ASCAT, volume 2021 of Communications in Computer and Information Science, page 182-191. Springer, (2024)PTGAC Model: A machine learning approach for constructing phylogenetic tree to compare protein sequences., , , and . J. Bioinform. Comput. Biol., 21 (1): 2250028:1-2250028:19 (February 2023)Controller Design for Large-Gap Control of Electromagnetically Levitated System by Using an Optimization Technique., , , and . IEEE Trans. Contr. Sys. Techn., 16 (3): 408-415 (2008)Regular clocking-based Automated Cell Placement technique in QCA targeting sequential circuit., , , , , , and . Comput. Electr. Eng., (2022)Cost-effective synthesis of QCA logic circuit using genetic algorithm., , , , and . J. Supercomput., 79 (4): 3850-3877 (March 2023)Systematic cell placement in quantum-dot cellular automata embedding underlying regular clocking circuit., , , , , and . IET Circuits Devices Syst., 15 (2): 156-167 (2021)CFA: Toward the Realization of Conservative Full Adder in QCA with Enhanced Reliability., , , and . J. Circuits Syst. Comput., 30 (11): 2192001:1 (2021)Nonlinear Analysis of Discretization Effects in a Digital Current Mode Controlled Boost Converter., , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 5 (3): 336-344 (2015)