( en | de | ru )

 

Disambiguation of "Amano, Hideharu"

Author of the publication

copydeleteadd this publication to your clipboard
Cache with Synchronization Mechanism.

, , and . IFIP Congress, page 1001-1006. North-Holland/IFIP, (1989)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hideharu Umehara

Kyoko Amano

Yu Amano

Shun'ichi Amano

 

Other publications of authors with the same name

The realtime image processing demonstration with CMA-1: An ultra low-power reconfigurable accelerator., , and . FPT, page 1-4. IEEE, (2011)Overwrite Configuration Technique in Multicast Configuration Scheme for Dynamically Reconfigurable Processor Arrays., , , , , , and . FPT, page 273-276. IEEE, (2007)A low power reconfigurable accelerator using a back-gate bias control technique., , , and . FPT, page 390-393. IEEE, (2013)A speculative gather system for Cool Mega-Array., , , , , and . FPT, page 346-349. IEEE, (2013)Variable pipeline structure for Coarse Grained Reconfigurable Array CMA., , , and . FPT, page 217-220. IEEE, (2016)A prototype chip of multicontext FPGA with DRAM for virtual hardware., , and . ASP-DAC, page 17-18. ACM, (2001)An LSI implementation of the simple serial synchronized multistage interconnection network., , and . ASP-DAC, page 673-674. IEEE, (1997)A System Delay Monitor Exploiting Automatic Cell-Based Design Flow and Post-Silicon Calibration., , and . MCSoC, page 32-37. IEEE, (2019)Acceleration of ART Algorithm on an FPGA Board with Xilinx SDAccel., and . CANDAR Workshops, page 280-284. IEEE, (2019)Power reduction techniques for Dynamically Reconfigurable Processor Arrays., , , , , , , and . FPL, page 305-310. IEEE, (2008)