( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Solutions for DMM-1 complexity reduction in 3D-HEVC based on gradient calculation.

, , , , и . LASCAS, стр. 211-214. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Giovanni Schiavon

Dario Schiavon

Alfred Portoff

Luciana Porto

Stefano Porto

 

Другие публикации лиц с тем же именем

Low-power and high-throughput hardware design for the 3D-HEVC depth intra skip., , , , , , , и . ISCAS, стр. 1-4. IEEE, (2017)A Memory Energy Consumption Analysis of Motion Estimation Algorithms using Data Reuse in Video Coding Systems., , , , , и . SBCCI, стр. 31:1-31:6. ACM, (2014)High-Throughput Hardware Design for 3D-HEVC Disparity Estimation., , , , , , и . IEEE Des. Test, 37 (3): 22-29 (2020)High-Throughput and Low-Power Integrated Direct/Inverse HEVC Quantization Hardware Design., , , , и . ISCAS, стр. 1-5. IEEE, (2018)Characterizing energy consumption in software HEVC encoders: HM vs x265., , , , и . LASCAS, стр. 1-4. IEEE, (2017)Low-energy motion estimation memory system with dynamic management., , , , , , и . J. Real Time Image Process., 18 (6): 2495-2510 (2021)Energy-aware scheme for the 3D-HEVC depth maps prediction., , , , и . J. Real Time Image Process., 13 (1): 55-69 (2017)Energy-Throughput Configurable Design for Video Processing Binary Arithmetic Encoder., , , и . IEEE Trans. Circuits Syst. Video Technol., 31 (3): 1163-1177 (2021)Efficient Hardware Design for the VVC Affine Motion Compensation Exploiting Multiple Constant Multiplication., , , , и . ISVLSI, стр. 1-6. IEEE, (2023)H.264-to-AV1 Video Transcoding Acceleration Based on Lightweight Machine Learning., , , и . ISCAS, стр. 1-5. IEEE, (2023)