( en | de | ru )

 

Disambiguation of "Porto, Marcelo Schiavon"

Author of the publication

copydeleteadd this publication to your clipboard
Solutions for DMM-1 complexity reduction in 3D-HEVC based on gradient calculation.

, , , , and . LASCAS, page 211-214. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Giovanni Schiavon

Dario Schiavon

Alfred Portoff

Luciana Porto

Stefano Porto

 

Other publications of authors with the same name

A Memory Energy Consumption Analysis of Motion Estimation Algorithms using Data Reuse in Video Coding Systems., , , , , and . SBCCI, page 31:1-31:6. ACM, (2014)Low-power and high-throughput hardware design for the 3D-HEVC depth intra skip., , , , , , , and . ISCAS, page 1-4. IEEE, (2017)Characterizing energy consumption in software HEVC encoders: HM vs x265., , , , and . LASCAS, page 1-4. IEEE, (2017)Low-energy motion estimation memory system with dynamic management., , , , , , and . J. Real Time Image Process., 18 (6): 2495-2510 (2021)Energy-aware scheme for the 3D-HEVC depth maps prediction., , , , and . J. Real Time Image Process., 13 (1): 55-69 (2017)Energy-Throughput Configurable Design for Video Processing Binary Arithmetic Encoder., , , and . IEEE Trans. Circuits Syst. Video Technol., 31 (3): 1163-1177 (2021)High-Throughput Hardware Design for 3D-HEVC Disparity Estimation., , , , , , and . IEEE Des. Test, 37 (3): 22-29 (2020)High-Throughput and Low-Power Integrated Direct/Inverse HEVC Quantization Hardware Design., , , , and . ISCAS, page 1-5. IEEE, (2018)Efficient Hardware Design for the VVC Affine Motion Compensation Exploiting Multiple Constant Multiplication., , , , and . ISVLSI, page 1-6. IEEE, (2023)4D-DCT Hardware Architecture for JPEG Pleno Light Field Coding., , , , , , and . VCIP, page 132-135. IEEE, (2020)