Author of the publication

Algorithm/hardware co-optimized SAR image reconstruction with 3D-stacked logic in memory.

, , , , , and . HPEC, page 1-6. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

ZCOMP: Reducing DNN Cross-Layer Memory Footprint Using Vector Extensions., , and . MICRO, page 126-138. ACM, (2019)MobileDets: Searching for Object Detection Architectures for Mobile Accelerators., , , , , , , , and . CoRR, (2020)FFTs with Near-Optimal Memory Access Through Block Data Layouts: Algorithm, Architecture and Design Automation., , and . J. Signal Process. Syst., 85 (1): 67-82 (2016)Enabling portable energy efficiency with memory accelerated library., , , , , , and . MICRO, page 750-761. ACM, (2015)Mitigating Edge Machine Learning Inference Bottlenecks: An Empirical Study on Accelerating Google Edge Models., , , , , , , and . CoRR, (2021)Apollo: Transferable Architecture Exploration., , , , , , , , , and . CoRR, (2021)An Evaluation of Edge TPU Accelerators for Convolutional Neural Networks., , , , and . CoRR, (2021)Data reorganization in memory using 3D-stacked DRAM., , and . ISCA, page 131-143. ACM, (2015)Memory Bandwidth Efficient Two-Dimensional Fast Fourier Transform Algorithm and Implementation for Large Problem Sizes., , , and . FCCM, page 188-191. IEEE Computer Society, (2012)HAMLeT: Hardware accelerated memory layout transform within 3D-stacked DRAM., , and . HPEC, page 1-6. IEEE, (2014)