( en | de | ru )

 

Disambiguation of "Eeckhout, Lieven"

Author of the publication

copydeleteadd this publication to your clipboard
Optimal sample length for efficient cache simulation.

, , and . J. Syst. Archit., 51 (9): 513-525 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alexander Lieven

Lieven Pool

Jens Lieven

Alexander Lieven

Otto Lieven

 

Other publications of authors with the same name

64-bit versus 32-bit Virtual Machines for Java., , and . Softw. Pract. Exp., 36 (1): 1-26 (2006)A low-cost conflict-free NoC for GPGPUs., , , , and . DAC, page 34:1-34:6. ACM, (2016)Intra-Cluster Coalescing and Distributed-Block Scheduling to Reduce GPU NoC Pressure., , , , and . IEEE Trans. Computers, 68 (7): 1064-1076 (2019)Thread Isolation to Improve Symbiotic Scheduling on SMT Multicore Processors., , , and . IEEE Trans. Parallel Distributed Syst., 31 (2): 359-373 (2020)A First-Order Model to Assess Computer Architecture Sustainability.. IEEE Comput. Archit. Lett., 21 (2): 137-140 (July 2022)RPPM: Rapid Performance Prediction of Multithreaded Applications on Multicore Hardware., , , and . IEEE Comput. Archit. Lett., 17 (2): 183-186 (2018)Evaluating Application Vulnerability to Soft Errors in Multi-level Cache Hierarchy., , , and . Euro-Par Workshops (2), volume 7156 of Lecture Notes in Computer Science, page 272-281. Springer, (2011)Middleware benchmarking: approaches, results, experiences., , , , , , , , , and 1 other author(s). Concurr. Comput. Pract. Exp., 17 (15): 1799-1805 (2005)Comparing Multiported Cache Schemes., , and . PDPTA, page 1179-1185. CSREA Press, (2003)From Cool Chips to Hot Interconnects.. IEEE Micro, 37 (5): 4-5 (2017)